


intel Component Data Catalog 1979



Intel was organized in 1968 to utilize the rapidly expanding technology of Integrated Electronics. During its 10-year history, Intel has become the world's largest supplier of MOS circuits, and is in the top five of the world's producers of all semiconductor devices.

This Component Data Catalog provides complete specifications on most of Intel standard memory, microprocessor, peripheral and telecommunication components. Industrial grade products are detailed in Section 13, military products in Section 14. Margin tabs provide quick guides to major product categories; indexes located in Section 1 and at the beginning of each section allow location of specific circuit types. Ordering, packaging, product flow information and available literature may be found in Section 2.

The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, ICE, INSITE, Intellec, iSBC, Library Manager, MCS, Megachassis, MICROMAP, MULTIBUS, PROMPT, RM, UPI, μ Scope, PROMWARE, iCS and the combination of MCS, RMX, ICE, iSBC or iCS with a numerical suffix.



intel[®]
Component Data Catalog
1979

Intel Corporation
3065 Bowers Avenue • Santa Clara CA 95051
Telephone: (408) 987-8080
TWX: 910-338-0026 • Telex: 34-6372

intel[®]

Component Data Catalog

1979

Numerical and Functional Indexes	1	INDEX
General Information	2	GENERAL
Random Access Memory	3	RAM
Read Only Memory	4	PROM/ROM
Memory Support	5	MEMORY SUPPORT
Telecom	6	TELECOM
MCS-4/40[™] Microprocessors	7	MCS-4/40
MCS-48[™] Microcomputers	8	MCS-48
MCS-80/85[™] Microprocessors	9	MCS-80/85
MCS-86[™] Microprocessor	10	MCS-86
Microprocessor Peripherals	11	MPU PERIPHERALS
Microcomputer Development Systems	12	MPU SYSTEM
Industrial Grade Products	13	INDUSTRIAL GRADE
Military Products	14	MILITARY

MILITARY

INDUSTRIAL
GRADE

MPU
SYSTEM

MPU
PERIPHERALS

MCS-86

MCS-80/85

MCS-48

MCS-4/40

TELECOM

MEMORY
SUPPORT


PROM/ROM

RAM

GENERAL

INDEX

Numerical and Functional Indexes 1



FUNCTIONAL INDEX

GENERAL INFORMATION

Table of Contents	2-2
Ordering Information	2-3
Packaging Information	2-4
Standard Product Flow	2-12
Intel Technical Library	2-14
Sales Offices	2-17
Distributors	2-19

RANDOM ACCESS MEMORIES

SELECTOR GUIDE		3-2
2101A/8101A-4*	256 x 4-Bit Static RAM	3-4
2102A/2102AL/ 8102A-4*	1K x 1-Bit Static RAM	3-8
2104A Family	4096 x 1-Bit Dynamic RAM	3-12
2104A Family	4096 x 1-Bit Dynamic RAM	3-20
2107C Family	4096-Bit Dynamic RAM	3-28
2109 Family	8,912 x 1-Bit Dynamic RAM	3-33
2111A/8111A-4*	256 x 4-Bit Static RAM	3-45
2112A	256 x 4-Bit Static RAM	3-49
2114	1024 x 4-Bit Static RAM	3-54
2115A/2125A Family	High Speed 1K x 1-Bit Static RAM	3-58
2115H, 2125H Family	High Speed 1K x 1-Bit Static RAM	3-63
2117 Family	16,384 x 1-Bit Dynamic RAM	3-64
2117-5	16,384 x 1-Bit Dynamic RAM	3-76
2118 Family	16,384 x 1-Bit Dynamic RAM	3-88
2141	4096 x 1-Bit Static RAM	3-89
2142	1024 x 4-Bit Static RAM	3-95
2147	4096 x 1-Bit Static RAM	3-99
2147H	High Speed 4096 x 1-Bit Static RAM	3-105
2148	1024 x 4-Bit Static RAM	3-106
3101/3101A	16 x 4-Bit High Speed RAM	3-107
5101 Family	256 x 4-Bit Static CMOS RAM	3-111

PROGRAMMABLE READ ONLY MEMORIES/ READ ONLY MEMORIES

SELECTOR GUIDE		4-2
BIPOLAR CROSS REFERENCE		4-4
1702A	2K (256 x 8) UV Erasable PROM	4-5
1702AL/1702AL-2	2K (256 x 8) UV Erasable Low Power PROM	4-9
2316E	16K (2K x 8) ROM	4-12
2332A	32K (4K x 8) ROM	4-15
2364A	64K (8K x 8) Bit ROM	4-16
2608	8K (1K x 8) Factory Programmable PROM	4-17
2708/8708	8K and 4K UV Erasable PROM	4-20
2716	16K (2K x 8) UV Erasable PROM	4-23
2732	32K (4K x 8) UV Erasable PROM	4-28
2758	8K (1K x 8) UV Erasable Low Power PROM	4-31
3604A/3624A Family	4K (512 x 8) High-Speed PROM	4-36
3605A/3625A	4K (1K x 4) PROM	4-39
3628	8K (1K x 8) Bipolar PROM	4-42
3636	16K (2K x 8) Bipolar PROM	4-45
PROM AND ROM PROGRAMMING INSTRUCTIONS		4-48

MEMORY SUPPORT

SELECTOR GUIDE		5-2
3205	1 of 8 Binary Decoder	5-3
3207A	Quad Bipolar to MOS Level Shifter and Driver	5-7

3207A-1	Quad Bipolar to MOS Level Shifter and Driver	5-11
3222	4K Dynamic RAM Refresh Controller	5-13
3232	4K Dynamic RAM Address Multiplexer and Refresh Counter	5-19
3242	16K Dynamic RAM Address Multiplexer and Refresh Counter	5-23
3245	Quad TTL to MOS Driver to 4K RAMs	5-27
3404	High Speed 6-Bit Latch	5-3

TELCOM

2910	PCM CODEC — μ Law	6-3
2911	PCM CODEC — A Law	6-15
2912	PCM Line Filters	6-26

MCS-4/40™ MICROPROCESSOR

4040	Single Chip 4-Bit P-Channel Microprocessor	7-3
4004	Single Chip 4-Bit P-Channel Microprocessor	7-4
4003	10-Bit Shift Register/Output Expander	7-5
4265	Programmable General Purpose I/O Device	7-6
4269	Programmable Keyboard Display Device	7-7
4201A	Clock Generator	7-8
4289	Standard Memory Interface	7-9
4002	320-Bit RAM and 4-Bit Output Port	7-10
4001	256 x 8 Mask Programmable ROM and 4-Bit I/O Port	7-11
4308	1024 x 8 Mask Programmable ROM and 4-Bit I/O Ports	7-13

MCS-48™ MICROCOMPUTERS

SINGLE COMPONENT 8-BIT MICROCOMPUTERS		
8021	Single Component 8-Bit Microcomputer	8-4
8022	Single Component 8-Bit Microcomputer with A/D	8-10
8048/8648/ 8748/8035	Single Component 8-Bit Microcomputer	8-22
8049/8039/ 8039-6	Single Component 8-Bit Microcomputer	8-31

INPUT/OUTPUT

8243	MCS-48™ Input/Output Expander	8-36
------	-------------------------------	------

MCS-80/85™ MICROPROCESSORS

Recommended Products for New 8085A Applications		
8008/8008-1	8-Bit Microprocessor	9-5
8080A/8080A-1/ 8080A-2	8-Bit N-Channel Microprocessor	9-11
8224	Clock Generator and Driver for 8080A CPU	9-19
8801	Clock Generator Crystal for 8224/8080A	9-23
8228/8238	System Controller and Bus Driver for 8080A CPU	9-25
8205	High Speed 1 out of 8 Binary Decoder	9-29
8212	8-Bit Input/Output Port	9-35
8214	Priority Interrupt Control Unit	9-45
8216/8226	4-Bit Parallel Bidirectional Bus Driver	9-49
8085A/8085A-2	Single Chip 8-Bit N-Channel Microprocessors	9-54
8155/8156/ 8155-2/8156-2	2048-Bit Static MOS RAM with I/O Ports and Timer	9-70
8185/8185-2	1024 x 8-Bit Static RAM for MCS-85	9-77
8218/8219	Bipolar Microcomputer Bus Controllers for MCS-80 and MCS-85	9-81

*For specifications contact Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

FUNCTIONAL INDEX

8257/8257-5	Programmable DMA Controller	9-92
8259A	Programmable Interrupt Controller	9-109
8355/8355-2	16,384-Bit ROM with I/O	9-127
8755A	16,384-Bit EPROM with I/O	9-132

MCS-86 MICROPROCESSOR

8086/8086-4	16-Bit HMOS Microprocessor	10-4
8282/8283	Octal Latch	10-23
8284	Clock Generator and Drive for 8086 CPU	10-27
8286/8287	Octal Bus Transceiver	10-33
8288	Bus Controller for the 8086 CPU	10-37

MICROPROCESSOR PERIPHERALS

8041A/8741A	Universal Peripheral Interface 8-Bit Microcomputer	11-3
8202	Dynamic RAM Controller	11-14
8251A	Programmable Communication Interface	11-24
8253/8253-5	Programmable Interval Timer	11-32
8255A/8255A-5	Programmable Peripheral Interface	11-43
8271	Programmable Floppy Disk Controller	11-64
8273	Programmable HDLC/SDLC Protocol Controller	11-93
8275	Programmable CRT Controller	11-118
8278	Programmable Keyboard Interface	11-142
8279/8279-5	Programmable Keyboard/Display Interface	11-152
8291	GPIO Talker/Listener	11-164
8292	GPIO Controller	11-188
8294	Data Encryption Unit	11-190
8295	Dot Matrix Printer Controller	11-201

MICROCOMPUTER DEVELOPMENT SYSTEMS

MICROCOMPUTER DEVELOPMENT SYSTEMS

Model 210 Inteltec® Series II Microcomputer Development System	12-3
Model 220 Inteltec® Series II Microcomputer Development System	12-6
Model 230 Inteltec® Series II Microcomputer Development System	12-10
Expansion Chassis Inteltec® Series II Microcomputer Development System	12-14
Model 770 Printer Inteltec® Series II Microcomputer Development System	12-16
Inteltec Printer	12-18
MCS-48 Diskette-Based Software Support Package	12-20
PL/M-80 High Level Programming Language Inteltec® Resident Compiler	12-22
MDS-311 8086 Software Development Package	12-25
FORTRAN-80 8080/8085 ANS FORTRAN 77 Inteltec Resident Compiler	12-36
Basic-80 Extended ANS 1978 Basic Inteltec® Resident Interpreter	12-40
Inteltec® Single/Double Density Flexible Disk System	12-43
ISIS-II Diskette Operating System Microcomputer Development System	12-47
Inteltec Prompt 48 MCS-48 Microcomputer Design Aid	12-50
ICE-49 MCS-48 In-Circuit Emulator	12-56
ICE-80 8080 In-Circuit Emulator	12-61
ICE-85 MCS-85 In-Circuit Emulator	12-67
ICE-86 8086 In-Circuit Emulator	12-71
EM1 8021 Emulation Board	12-77
EM2 8022 Emulation Board	12-80
UPP-103 Universal PROM Programmer	12-83
SDK-85 MCS-85 System Design Kit	12-85

SDK-86 MCS-86 System Design Kit	12-91
SDK-C86 MCS-86 System Design Kit Software and Cable Interface to Inteltec® Development System	12-97
Insite User's Program Library	12-99

TEST AND INSTRUMENTATION SYSTEMS

μScope 820 Microprocessor System Console	12-103
μScope Probe 8080A	12-103
μScope Probe 8085	12-110

MICROCOMPUTER TRAINING PROGRAMS

INDUSTRIAL GRADE PRODUCTS

I2114	1024 x 4-Bit Static RAM	13-3
I2708/I8708	8K UV Erasable PROM	13-4
I2716	16K (2K x 8) UV Erasable PROM	13-5
I8048/I8648/ I8748/I8035	Single Component 8-Bit Microcomputer	13-6
I8155/I8156	2048-Bit Static MOS RAM With I/O Ports and Timer	13-7
I8212	8-Bit Input/Output Port	13-8
I8216/8226	4-Bit Parallel Bidirectional Bus Driver	13-9
I8243	MCS-48 Input/Output Expander	13-10
I8251	Programmable Communication Interface	13-11
I8255A	Programmable Peripheral Interface	13-12
I8259	Programmable Interrupt Controller	13-13
I8279	Programmable Keyboard/Display Interface	13-14
I8355	16,384-Bit ROM With I/O	13-15
I8755A-8	16,384-Bit EPROM With I/O	13-16

MILITARY PRODUCTS

M1702A	2K (256 x 8) UV Erasable PROM	14-4
M2114	1024 x 4-Bit Static RAM	14-6
M2115A/M2125A	Family High Speed 1K x 1-Bit Static RAM	14-10
M2147	4096 x 1-Bit Static RAM	14-15
M2708	8K and 4K UV Erasable PROM	14-21
M2716	16K (2K x 8) UV Erasable PROM	14-27
M3604A/M3624A	4K (512 x 8) High Speed PROM	14-32
M3625A	4K (1K x 4) PROM	14-34
M3636	16K (2K x 8) Bipolar PROM	14-37
M5101-4/ M5101L-4	256 x 4-Bit Static CMOS RAM	14-40
M8080A	8-Bit N-Channel Microprocessor	14-43
M8212	8-Bit Input/Output Port	14-48
M8214	Priority Interrupt Control Unit	14-53
M8216/M8226	4-Bit Parallel Bidirectional Bus Driver	14-56
M8224	Clock Generator and Driver for 8080A CPU	14-59
M8228	System Controller and Bus Driver for 8080A CPU	14-63
M8251	Programmable Communication Interface	14-68
M8255A	Programmable Peripheral Interface	14-71
M8085A	Single Chip 8-Bit N-Channel Microprocessor	14-74
M8155	2048-Bit Static MOS RAM With I/O Ports and Timer	14-87
M8257	Programmable DMA Controller	14-98
M8259	Programmable Interrupt Controller	14-105
M8048/M8748/ M8035	Single Component 8-Bit Microcomputer	14-110

*For specifications contact Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

NUMERICAL INDEX


1702A	2K (256 x 8) UV Erasable PROM	4-5	3636	16K (2K x 8) Bipolar PROM	4-45
M1702A	2K (256 x 8) UV Erasable PROM	14-4	M3636	16K (2K x 8) Bipolar PROM	14-37
1702AL-2/ 1702AL-2	2K (256 x 8) UV Erasable Low Power PROM	4-9	4001	256 x 8 Mask Programmable ROM and 4-Bit I/O Port	7-11
2101A/8101A-4*	256 x 4-Bit Static RAM	3-4	4002	320-Bit RAM and 4-Bit Output Port	7-10
2102A/2102AL/ 8102A-4*	1K x 1-Bit Static RAM	3-8	4003	10-Bit Shift Register/Output Expander	7-5
2104A Family	4096 x 1-Bit Dynamic RAM	3-12	4004	Single Chip 4-Bit P-Channel Microprocessor	7-4
2104A Family	4096 x 1-Bit Dynamic RAM	3-20	4040	Single Chip 4-Bit P-Channel Microprocessor	7-3
2107C Family	4096 x 1-Bit Dynamic RAM	3-28	4201A	Clock Generator	7-8
2109 Family	8,192 x 1-Bit Dynamic RAM	3-33	4265	Programmable General Purpose I/O Device	7-6
2111A/8111A-4*	256 x 4-Bit Static RAM	3-45	4269	Programmable Keyboard Display Device	7-7
2112A	256 x 4-Bit Static RAM	3-49	4289	Standard Memory Interface	7-9
2114	1024 x 4-Bit Static RAM	3-54	4308	1024 x 8 Mask Programmable ROM and 4-Bit I/O Ports	7-13
I2114	1024 x 4-Bit Static RAM	13-3	5101 Family	256 x 4-Bit Static CMOS RAM	3-111
M2114	1024 x 4-Bit Static RAM	14-16	M5101-4/ M5101L-4	256 x 4-Bit Static CMOS RAM	14-40
2115A/2125A Family	High Speed 1K x 1-Bit Static RAM	3-58	8008/8008-1	8-Bit Microprocessor	9-5
M2115A/M2125A Family	High Speed 1K x 1-Bit Static RAM	14-10	8021	Single Component 8-Bit Microcomputer	8-4
2115H, 2125H Family	High Speed 1K x 1-Bit Static RAM	3-63	8022	Single Component 8-Bit Microcomputer with A/D	8-10
2117 Family	16,384 x 1-Bit Dynamic RAM	3-64	8041A/8741A	Universal Peripheral Interface 8-Bit Microcomputer	11-3
2117-5	16,384 x 1-Bit Dynamic RAM	3-76	8048/8648/ 8748/8035	Single Component 8-Bit Microcomputer	8-22
2118 Family	16,384 x 1-Bit Dynamic RAM	3-88	18048/I8648/ I8748/I8035	Single Component 8-Bit Microcomputer	13-16
2141	4096 x 1-Bit Static RAM	3-89	M8048/M8748/ M8035	Single Component 8-Bit Microcomputer	14-110
2142	1024 x 4-Bit Static RAM	3-95	8049/8039-6	Single Component 8-Bit Microcomputer	8-31
2147	4096 x 1-Bit Static RAM	3-99	8080A/8080A-1/ 8080A-2	8-Bit N-Channel Microprocessor	9-11
M2147	4096 x 1-Bit Static RAM	14-14	M8080A	8-Bit N-Channel Microprocessor	14-43
2147H	High Speed 4096 x 1-Bit Static RAM	3-105	8085A/8085A-2	Single Chip 8-Bit N-Channel Microprocessor	9-54
2148	1024 x 4-Bit Static RAM	3-106	M8085A	Single Chip 8-Bit N-Channel Microprocessor	14-74
2316E	16K (2K x 8) ROM	4-12	8086/8086-4	16-Bit HMOS Microprocessor	10-4
2332A	32K (4K x 8) ROM	4-15	8155/8156/ 8155-2/8156-2	2048-Bit Static MOS RAM With I/O Ports and Timer	9-70
2364A	64K (8K x 8) Bit ROM	4-16	I8155/I8156	2048-Bit Static MOS RAM With I/O Ports and Timer	13-7
2608	8K (1K x 8) Factory Programmable PROM	4-17	M8155	2048-Bit Static MOS RAM With I/O Ports and Timer	14-87
2708/8708	8K and 4K UV Erasable PROM	4-20	8185/8185-2	1024 x 8-Bit Static RAM for MCS-85	9-77
I2708/8708	8K UV Erasable PROM	13-4	8202	Dynamic RAM Controller	11-14
M2708	8K and 4K UV Erasable PROM	14-27	8205	High Speed 1-out-of-8 Binary Decoder	9-29
2716	16K (2K x 8) UV Erasable PROM	4-23	8212	8-Bit Input/Output Port	9-35
I2716	16K (2K x 8) UV Erasable PROM	13-5	I8212	8-Bit Input/Output Port	13-6
M2716	16K (2K x 8) UV Erasable PROM	14-17	M8212	8-Bit Input/Output Port	14-48
2732	32K (4K x 8) UV Erasable PROM	4-28	8214	Priority Interrupt Control Unit	9-45
2758	8K (1K x 8) UV Erasable Low Power PROM	4-31	M8214	Priority Interrupt Control Unit	14-53
2910	PCM CODEC — μ Law	6-3	8216/8226	4-Bit Parallel Bidirectional Bus Driver	9-49
2911	PCM CODEC — A Law	6-15	I8216/I8226	4-Bit Parallel Bidirectional Bus Driver	13-9
2912	PCM Line Filters	6-26	M8216/M8226	4-Bit Parallel Bidirectional Bus Driver	14-56
3101/3101A	16 x 4-Bit High Speed RAM	3-107	8218/8219	Bipolar Microcomputer Bus Controllers for MCS-80 and MCS-85	9-81
3205	1 of 8 Binary Decoder	5-3	8224	Clock Generator and Driver for 8080A CPU	9-19
3207A	Quad Bipolar to MOS Level Shifter and Driver	5-7	M8224	Clock Generator and Driver for 8080A CPU	14-59
3207A-1	Quad Bipolar to MOS Level Shifter and Driver	5-11	8228/8238	System Controller and Bus Driver for 8080A CPU	9-25
3222	4K Dynamic RAM Refresh Controller	5-13	M8228/M8238	System Controller and Bus Driver for 8080A CPU	14-63
3232	4K Dynamic RAM Address Multiplexer and Refresh Counter	5-19	8243	MCS-48™ Input/Output Expander	8-36
3242	16K Dynamic RAM Address Multiplexer and Refresh Counter	5-23			
3245	Quad TTL to MOS Driver for 4K RAMs	5-27			
3404	High Speed 6-Bit Latch	5-3			
3604A/3624A Family	4K (512 x 8) High Speed PROM	4-36			
M3604A/M3624A	4K (512 x 8) High Speed PROM	14-32			
3605A/3625A	4K (1K x 4) PROM	4-39			
M3625A	4K (1K x 4) PROM	14-34			
3628	8K (1K x 8) Bipolar PROM	4-42			

NUMERICAL INDEX

INDEX

18243	MCS-48™ Input/Output Expander	13-10	Expansion Chassis Intellec® Series II	12-14
8251A	Programmable Communication Interface	11-24	FORTTRAN-80 Intellec® Resident Compiler	12-36
I8251A	Programmable Communication Interface	13-11	ICE-49 MCS-48 In-Circuit Emulator	12-56
M8251A	Programmable Communication Interface	14-68	ICE-80 8080 In-Circuit Emulator	12-61
8253/8253-5	Programmable Interval Timer	11-32	ICE-85 MCS-85 In-Circuit Emulator	12-67
8255A/8255A-5	Programmable Peripheral Interface	11-43	ICE-86 8086 In-Circuit Emulator	12-71
I8255A	Programmable Peripheral Interface	13-12	Insite Users Library	12-99
M8255A	Programmable Peripheral Interface	14-71	Intel Technical Library	2-14
8257/8257-5	Programmable DMA Controller	9-92	Intellec® Printer	12-18
M8257	Programmable DMA Controller	14-98	Intellec® Single/Double Density Flexible Disk System	12-43
8259A	Programmable Interrupt Controller	9-109	Intellec® Prompt 48 MCS-48 Design Aid	12-50
I8259	Programmable Interrupt Controller	13-13	ISIS-II Diskette Operating System	12-47
M8259	Programmable Interrupt Controller	14-105	MCS-48 Diskette-Based Software Support Package	12-20
8271	Programmable Floppy Disk Controller	11-64	MDS-311 8086 Software Development Package	12-25
8273	Programmable HDLC/SDLC Protocol Controller	11-93	Memory Support Circuits	5-2
8275	Programmable CRT Controller	11-118	Microcomputer Training Programs	12-112
8278	Programmable Keyboard Interface	11-142	Military Products	14-2
8279/8279-5	Programmable Keyboard/Display Interface	11-152	Model 210 Intellec® Series II	12-3
I8279	Programmable Keyboard/Display Interface	13-14	Model 220 Intellec® Series II	12-6
8282/8283	Octal Latch	10-23	Model 230 Intellec® Series II	12-10
8284	Clock Generator and Drive for 8086 CPU	10-27	Model 770 Printer Intellec® Series II	12-16
8286/8287	Octal Bus Transceiver	10-33	Ordering Information	2-3
8288	Bus Controller for the 8086 CPU	10-37	Packaging Information	2-4
8291	GPIO Talker/Listener	11-164	Peripherals	11-2
8292	GPIO Controller	11-188	PL/M-80 High Level Programming Language Intellec® Resident Compiler	12-22
8294	Data Encryption Unit	11-190	PROM/ROM Programming Instructions	4-48
8295	Dot Matrix Printer Controller	11-201	Sales Offices	2-17
8355/8355-2	16,384-Bit ROM With I/O	9-127	SDK-85 MCS-85 System Design Kit	12-85
I8355	16,384-Bit ROM With I/O	13-15	SDK-86 MCS-86 System Design Kit	12-91
8755A	16,384-Bit EPROM With I/O	9-132	SDK-C86 MCS-86 System Design Kit Software and Cable Interface to Intellec® Development System	12-97
I8755A-8	16,384-Bit EPROM With I/O	13-18	Standard Product Flow	2-12
8801	Clock Generator Crystal for 8224/8080A	9-23	Technical Library	2-14
Available Literature		2-14	µScope 820 Microprocessor System Console	12-103
Basic-80 Extended ANS 1978 Basic Intellec® Resident Interpreter		12-40	µScope Probe 8080A	12-108
Bipolar Cross Reference		4-4	µScope Probe 8085	12-110
Development Systems		12-2	UPP-103 Universal PROM Programmer	12-83
Distributors		2-19	Users Library	12-99
EM1 Emulation Board		12-77		
EM2 Emulation Board		12-80		



General Information 2





GENERAL

PLASTIC DUAL IN-LINE PACKAGE TYPE P



16-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





18-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



20-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





22-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





GENERAL

PLASTIC DUAL IN-LINE PACKAGE TYPE P


24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





40-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





GENERAL

CERAMIC DUAL IN-LINE PACKAGE TYPE D



16-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





18-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D



20-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





22-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





GENERAL

CERAMIC DUAL IN-LINE PACKAGE TYPE C



16-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C





18-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C



20-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C





22-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C





GENERAL

CERAMIC DUAL IN-LINE PACKAGE TYPE D



24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D



28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D




28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





GENERAL

CERAMIC DUAL IN-LINE PACKAGE TYPE D

40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





GENERAL

CERAMIC DUAL IN-LINE PACKAGE TYPE C



24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C



28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C





40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C





CERAMIC DUAL IN-LINE PACKAGE TYPE B



22-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B





24-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B




28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B



40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE B





Wafer Fabrication

1st Optical Inspection For Fab Defects

Electrical Wafer Sort

1st Optical Inspection for Sort Defects

Scribe or Saw & Break

2nd Optical Inspection
2nd Optical Inspection QA Gate

Die Attach
Die Attach Inspection
QA Die Attach Gate

Lead Bond
Lead Band Inspection
Lead Bond Gate

Hermeticity Testing to eliminate devices which show insufficient hermeticity. (Monitored by QA)
Fine leak C DIPs, CERDIPs, and Metal cans (MIL-STD-883 Method 1014.2B). * **Gross Leak** C DIPs and Cerdips only (Method 1014.2C, vacuum omitted and 1 hour pressurization).




Optical inspection criteria based on MIL-STD-883 Method 2010.3B to insure that all devices are free from internal defects which could lead to failure in normal applications. (Monitored by QA)




Temp Cyc

Seal

HERMETIC



Precap Visual Inspection criteria based on MIL-STD-883 Method 2010.3B to insure that after assembly all devices are free from defects which could lead to failure in normal applications. (Each lot must pass a QA acceptance.)



INTEL PRODUCT LITERATURE

GENERAL

The accelerating rate of new developments in microprocessors and memories has created the need for concise, up-to-the-minute design information. To assist customers in maintaining expertise in state of the art systems, Intel provides a variety of sales and technical literature including brochures, data sheets, application notes, handbooks, and technical manuals containing comprehensive information on microprocessors, microcomputers, memories, development systems, and software.

If you wish to receive Intel literature, contact your local Intel sales office, representative, distributor or Intel Corporation, Literature Department. International locations also provide selected literature in Japanese, French or German.

To order literature by mail, please enclose check or money order payable to Intel Corporation. Purchase Orders are accepted for amounts of \$100.00 or more. You can also order Intel documentation with your Master Charge or BankAmericard/Visa credit card. Include your card number, expiration date and signature on the order form. Volume and educational discounts are available. A maximum of five complimentary (N/C) items may be ordered. Mail to:

**Intel Corporation
Literature Department
3065 Bowers Avenue
Santa Clara, California 95051**

SALES LITERATURE

Catalogs

610200 1978 System Data Catalog \$2.00

Brochures

Microcomputer Product Line Brochure N/C
Microcomputer Components Brochure N/C
Memory Components Brochure N/C
Growing Static RAM Family Album N/C
MOS RAMs Brochure N/C
 μ Scope 820 Brochure N/C
1979 Intel Microcomputer Workshops Brochure N/C

Application Notes

AP-4 2107A Application Note N/C
AP-12 5101 Application Note N/C
AP-15 8255 Programmable Peripheral Interface N/C
AP-16 Using the 8251 Application Note N/C
AP17 2709 8K Erasable PROM Application Note N/C
AP-22 Which Way for 16K N/C
AP-23 2104A 4K RAM N/C
AP-24 MCS-48 Family—9800413B N/C
AP-26 iSBC 80/10 & System 80/10 N/C
AP-27 Control With UPI-41 N/C
AP-28 Multibus Interfacing—9800587A N/C
AP-29 Using The Intel 8085 Serial I/O Lines N/C
AP-30 Applications of 5 Volt EPROM and ROM Family for Microprocessor Systems N/C
AP-31 Using the 8259—9800658A N/C
AP-33 RMX/80—9800577A N/C
AP-35 CRYSTALS: Specifications—9800652A N/C
AP-36 Using the 8273—9800667A N/C
AP-40 Keyboard/Display Scanning With Intel's MCS-48 Microcomputers N/C
AP-42 Writing Diagnostics for the μ Scope N/C
AP-43 Using the iSBC™ 957 . . . 9800816 N/C
AP-45 Using the 8202 . . . 9800809 N/C

Product Descriptions

9800365 MCS-85 Product Description N/C
9800600 Peripherals Product Description N/C
9800606 Intellec Series II Microcomputer Development Systems Functional Description and Specifications N/C
9800615 MCS-48 Single Chip Family of Microcomputers Product Description N/C
9800723 MCS-86 Product Description N/C

Reference Guides

9800774 BASIC 80 Reference Guide N/C
9800749 MCS-86 Assembly Language Reference Guide N/C

Reference Cards

9800404 PROMPT 48 Reference Cardlet \$1.50
9800438 8085/8080 Assembly Language Reference Card N/C
9800547 FORTRAN-80 Reference Card N/C
9800582 μ Scope 820 8080A Operator's Reference Card N/C
9800653 MCS-48 In-Circuit Emulator Reference Card N/C
9800412 MCS-48 Assembly Language Reference Card N/C
UPI-41 Assembly Language Reference Card N/C

Reliability Reports

RR 7 2107A/2107B 4K Dynamic RAM N/C
RR 8 Polysilicon Fuse Bipolar PROM N/C
RR 9 MOS Static RAMs N/C
RR 10 8080/8080A Microcomputer N/C
RR 11 2416 16K CCD Memory N/C
RR 12 2708 8K Erasable PROM N/C
RR 14 2115/2125 MOS Static RAMs N/C
RR 15 2104A 4K Dynamic RAM N/C
RR 16 2116 16K Dynamic RAM N/C
RR 17 iSBC 80/10 Single Board Computer N/C
RR 18 HMOS Reliability N/C



3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 987-8080
TWX: 910-338-0026
TELEX: 34-6372

U.S. AND CANADIAN SALES OFFICES

ALABAMA

Intel Corp.
3322 S. Parkway, Ste. 71
Holiday Office Center
Huntsville 35802
Tel: (205) 883-2430

Glen White Associates
3502 9th Avenue
Huntsville 35805
Tel: (205) 883-9394
†Pen-Tech Associates, Inc.
Holiday Office Center
3322 S. Memorial Pkwy.
Huntsville 35891
Tel: (205) 533-0090

ARIZONA

Intel Corp.
8650 N. 35th Avenue, Suite 101
Phoenix 85021
Tel: (602) 242-7205
†BFA
4426 North Saddle Bag Trail
Scottsdale 85251
Tel: (602) 994-5400

CALIFORNIA

Intel Corp.
7670 Opportunity Rd.
Suite 135
San Diego 92111
Tel: (714) 268-3563
Intel Corp.*
1651 East 4th Street
Suite 105
Santa Ana 92701
Tel: (714) 835-9642
TWX: 910-595-1114
Intel Corp.*
15335 Morrison
Suite 345
Sherman Oaks 91403
(213) 986-9510
TWX: 910-495-2045
Intel Corp.*
3375 Scott Blvd.
Santa Clara 95051
Tel: (408) 987-8086
TWX: 910-339-9279
TWX: 910-338-0255
Earle Associates, Inc.
4805 Mercury Street
Suite L
San Diego 92111
Tel: (714) 287-5441

Mac-I
2576 Shattuck Ave.
Suite 4B
Berkeley 94704
Tel: (415) 843-7625

Masa-I
P.O. Box 1420
Cupertino 95014
Tel: (408) 257-9880
Mac-I
P.O. Box 8763
Fountain Valley 92708
Tel: (714) 839-3341

Mac-I
20121 Ventura Blvd., Suite 240E
Woodland Hills 91364
Tel: (213) 347-5900

COLORADO

Intel Corp.*
6000 East Evans Ave.
Bldg. 1, Suite 260
Denver 80222
Tel: (303) 758-8086
TWX: 910-931-2289
†Westex
27972 Meadow Drive
P.O. Box 1355
Evergreen 80439
Tel: (303) 674-5255

CONNECTICUT

Intel Corp.
Peacock Alley
1 Padanaram Road, Suite 146
Danbury 06810
Tel: (203) 792-8366
TWX: 710-456-1199

FLORIDA

Intel Corp.
1001 N.W. 62nd Street, Suite 406
Ft. Lauderdale 33309
Tel: (305) 771-0600
TWX: 510-956-9407
Intel Corp.
5151 Adanson Street, Suite 203
Orlando 32804
Tel: (305) 628-2393
TWX: 810-853-9219

†Pen-Tech Associates, Inc.
201 S.E. 15th Terrace, Suite F
Deerfield Beach 33441
Tel: (305) 421-4989

†Pen-Tech Associates, Inc.
111 So. Maitland Ave., Suite 202
Maitland 32751
Tel: (305) 645-3444

GEORGIA

†Pen-Tech Associates, Inc.
Suite 305 C
2101 Powers Ferry Road
Atlanta 30339
Tel: (404) 955-0293

ILLINOIS

Intel Corp.*
900 Jorie Boulevard
Suite 220
Oakbrook 60521
Tel: (312) 325-9510
Tel: (312) 910-651-5881
†Dytek-Central, Inc.
121 So. Wilke Road
Suite 304
Arlington Heights 60005
Tel: (312) 394-3380
TWX: 910-687-2267

INDIANA

Electro Reps Inc.
941 E. 86th Street, Suite 101
Indianapolis 46240
Tel: (317) 255-4147
TWX: 810-341-3217

IOWA

Technical Representatives, Inc.
3351 Commodore Building
1930 St. Andrews Drive N.E.
Cedar Rapids 52405
Tel: (319) 393-5510

KANSAS

Technical Representatives, Inc.
8245 Nieman Road, Suite #100
Lenexa 66214
Tel: (913) 888-0212, 3, & 4
TWX: 910-749-6412

KENTUCKY

†Lowry & Associates, Inc.
3351 Commodore
Lexington 40502
Tel: (606) 269-6329

MARYLAND

Intel Corp.*
7257 Parkway Drive
Hanover 21076
Tel: (301) 796-7500
TWX: 710-662-1944
Glen White Associates
57 W. Timonium Road, Suite 307
Timonium 21093
Tel: (301) 252-6360
†Mesa Inc.
11900 Parklawn Drive
Rockville 20852
Tel: Wash. (301) 881-8430
Baltco. (301) 792-0021

MASSACHUSETTS

Intel Corp.*
187 Billerica Road, Suite 14A
Chelmsford 01824
Tel: (617) 667-8126
TWX: 710-343-6533
†Computer Marketing, Inc.
257 Crescent Street
Waltham 02154
Tel: (617) 894-7000

MICHIGAN

Intel Corp.
26500 Northwestern Hwy.
Suite 401
Southfield 48075
Tel: (313) 353-0920
TWX: 910-420-1212
TELEX: 2 31143
†Lowry & Associates, Inc.
135 W. North Street
Suite 4
Brighton 48116
Tel: (313) 227-7067

MINNESOTA

Intel Corp.
8200 Normandale Avenue
Suite 422
Bloomington 55437
Tel: (612) 835-6722
TWX: 910-576-2867
†Dytek North
1821 University Ave.
Room 163N
St. Paul 55104
Tel: (612) 645-5816

MISSOURI

Technical Representatives, Inc.
320 Brookers Drive, Suite 104
Hazelwood 63042
Tel: (314) 731-5200
TWX: 910-762-0618

NEW JERSEY

Intel Corp.
1 Metroplaza Office Bldg.
505 Thornhill St.
Edison 08817
Tel: (201) 494-5040
Tel: (505) 523-0601
TWX: 710-480-6238

NEW MEXICO

BFA Corporation
P.O. Box 1237
Las Cruces 88001
Tel: (505) 523-0601
TWX: 910-983-0543
BFA Corporation
3705 Westerfield, N.E.
Albuquerque 87111
Tel: (505) 292-1212
TWX: 910-989-1157

NEW YORK

Intel Corp.*
350 Vanderbilt Motor Pkwy.
Suite 402
Hauppauge 11787
Tel: (516) 231-3300
TWX: 510-227-6236
Intel Corp.
80 Washington St.
Poughkeepsie 12601
Tel: (914) 473-2303
TWX: 510-248-0060
Intel Corp.
474 Thurston Road
Rochester 14619
Tel: (716) 328-7340
TWX: 510-253-3841
†Measurement Technology, Inc.
159 Northern Boulevard
Great Neck 11021
Tel: (516) 482-3500
T-Squared
4054 Newcourt Avenue
Syracuse 13206
Tel: (315) 463-8592
TWX: 710-541-0554
†T-Squared
2 E. Main
Victor 14564
Tel: (716) 924-9101
TELEX: 97-8289

NORTH CAROLINA

†Pen-Tech Associates, Inc.
P.O. Box 5382
Highpoint 27622
Tel: (919) 883-9125
Glen White Associates
3700 Computer Drive
Suite 330
Raleigh 27609
Tel: (919) 787-7016

OHIO

Intel Corp.*
8312 North Main Street
Dayton 45415
Tel: (513) 890-5350
TWX: 810-450-2528
Intel Corp.*
Chagrin-Brainard Bldg. #201
28001 Chagrin Blvd.
Cleveland 44122
Tel: (216) 464-2736
Lowry & Associates, Inc.
24200 Chagrin Blvd.
Suite 320
Cleveland 44122
Tel: (216) 464-6113
†Lowry & Associates, Inc.
1524 Marocetta Drive
Dayton 45432
Tel: (513) 429-9040
†Lowry & Associates, Inc.
1050 Freeway Dr., N.
Suite 209
Columbus 43229
Tel: (614) 436-2051

OREGON

ES/Chase Company
4095 SW 144th St.
Beaverton 97005
Tel: (503) 641-4111

PENNSYLVANIA

Intel Corp.*
275 Commerce Dr.
200 Office Center
Suite 212
Fort Washington 19034
Tel: (215) 542-9444
TWX: 510-661-2077
†Lowry & Associates, Inc.
Seven Parkway Center
Suite 455
Pittsburgh 15520
Tel: (412) 922-5110
†Q.E.D. Electronics
300 N. York Road
Hatboro 19040
Tel: (215) 674-9600

TENNESSEE

Glen White Associates
Rt. #12, Norwood S/D
Jonesboro 37659
Tel: (615) 477-8850
Glen White Associates
2523 Howard Road
Germantown 38138
Tel: (901) 754-0483
Glen White Associates
6446 Ridge Lake Road
Hixson 37343
Tel: (615) 842-7799

TEXAS

Intel Corp.*
2925 L.B.J. Freeway
Suite 175
Dallas 75234
Tel: (214) 241-9521
TWX: 910-860-5487
Intel Corp.*
6776 S.W. Freeway
Suite 550
Houston 77074
Tel: (713) 784-3400
Microsystems Marketing Inc.
13777 N. Central Expressway
Suite 405
Dallas 75243
Tel: (214) 238-7157
TWX: 910-867-4763
Microsystems Marketing Inc.
6610 Harwin Avenue, Suite 125
Houston 77036
Tel: (713) 783-2900

UTAH

†Westek
3788 Brockbank Drive
Salt Lake City 84117
Tel: (801) 278-6920

VIRGINIA

Glen White Associates
P.O. Box 1104
Lynchburg 24505
Tel: (804) 384-6920
Glen White Associates
Rt. #1, Box 322
Colonial Beach 22443
Tel: (804) 224-4871

WASHINGTON

Intel Corp.
300 120th Avenue N.E.
Bldg. 2, Suite 202
Bellevue 98005
Tel: (206) 453-8086
E.S./Chase Co.
P.O. Box 80903
Seattle 98198
Tel: (206) 762-4824
TWX: 910-444-2298

WISCONSIN

Intel Corp.
4369 S. Howell Ave.
Milwaukee 53207
Tel: (414) 747-0789

CANADA

Intel Corp.
Suite 233, Bell Mews
39 Highway 7, Bell Centers
Ottawa, Ontario K2H 6R2
Tel: (613) 829-9714
TELEX: 053-4419
Multitek, Inc.*
15 Grenfell Crescent
Ottawa, Ontario K2G 0G3
Tel: (613) 228-2365
TELEX: 053-4585

* Field application location
† These representatives do not offer Intel Components,
only boards and systems.

GENERAL



U.S. AND CANADIAN DISTRIBUTORS

GENERAL

3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 987-8080
TWX: 910-338-0026
TELEX: 34-6372

NEW YORK

Harvey Electronics
P.O. Box 1208
Binghamton 13902
Tel: (607) 748-8211

Arrow Electronics
900 Broad Hollow Road
Farmingdale 11735
Tel: (516) 694-6800

†Cramer/Rochester
3000 South Winton Road
Rochester 14623
Tel: (716) 275-0300

†Hamilton/Avnet Electronics
167 Clay Road
Rochester 14623
Tel: (716) 442-7820

†Cramer/Syracuse
6716 Joy Road
East Syracuse 13057
Tel: (315) 437-6671

†Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse 13057
Tel: (315) 437-2641

†Hamilton/Avnet Electronics
70 State Street
Westbury, L.I. 11590
Tel: (516) 333-5800
TWX: 510-222-8237

†Harvey Electronics
60 Crossways Park West
Woodbury 11797
Tel: (516) 921-8700

NORTH CAROLINA

Pioneer/Carolina
2906 Baltic Avenue
Greensboro 27406
Tel: (919) 273-4441
TWX: 510-925-1114

†Hamilton/Avnet Electronics
2803 Industrial Drive
Raleigh 27609
Tel: (919) 829-8030

Arrow Electronics
1377-G S. Park Drive
Kernersville 27284
Tel: (919) 996-2039

OHIO

†Sheridan Sales Co.
2501 Neff Road
Dayton 45414
Tel: (513) 223-3332

Sheridan Sales Co.
23224 Commerce Park Road
Beachwood 44122
Tel: (216) 831-0130

†Hamilton/Avnet Electronics
954 Senate Drive
Dayton 45459
Tel: (513) 433-0610
TWX: 810-450-2531

†Pioneer/Dayton
1900 Troy Street
Dayton 45404
Tel: (513) 236-9900

†Sheridan Sales Co.
P.O. Box 37856
Cincinnati 45222
Tel: (513) 761-5432
TWX: 810-461-2670

†Pioneer/Cleveland
4800 E. 131st Street
Cleveland 44105
Tel: (216) 587-3600

†Hamilton/Avnet Electronics
761 Beta Drive, Suite E
Cleveland 44143
Tel: (216) 461-1400

OHIO (continued)

†Sheridan Sales Co.
701 Beta Drive
Mayfieldville 44143
Tel: (216) 461-3300

OKLAHOMA

†Components Specialties, Inc.
7920 E. 40th Street
Tulsa 74145
Tel: (918) 664-2820

OREGON

†Almac/Stroum Electronics
4475 S.W. Scholls Ferry Rd.
Portland 97225
Tel: (503) 292-3534

PENNSYLVANIA

†Sheridan Sales Co.
4297 Greensburgh Pike, Suite 3114
Pittsburgh 15221
Tel: (412) 351-4000

Pioneer/Pittsburgh
560 Alpha Drive
Pittsburgh 15238
Tel: (412) 782-2300

Pioneer/Delaware Valley
141 Gibraltar Road
Horsham 19044
Tel: (215) 674-4000
TWX: 510-665-6778

TENNESSEE

†Sheridan Sales Co.
6900 Office Park Circle
Knoxville 37919
Tel: (615) 588-5836

TEXAS

Component Specialties Inc.
8330 Burnett Road, Suite 101
Austin 78758
Tel: (512) 459-3308

†Cramer Electronics
13740 Midway Road
Dallas 75240
Tel: (214) 661-9300

†Hamilton/Avnet Electronics
4445 Sigma Road
Dallas 75240
Tel: (214) 661-9300

†Hamilton/Avnet Electronics
3939 Ann Arbor
Houston 77063
Tel: (713) 780-1771

†Component Specialties, Inc.
10907 Shady Trail, Suite 101
Dallas 75220
Tel: (214) 357-6511

†Component Specialties, Inc.
8585 Commerce Park Drive, Suite 590
Houston 77036
Tel: (713) 771-7237

UTAH

†Hamilton/Avnet Electronics
1585 West 2100 South
Salt Lake City, 84119
Tel: (801) 972-2800

WASHINGTON

†Hamilton/Avnet Electronics
14212 N.E. 21st
Bellevue 98005
Tel: (206) 746-8750

†Almac/Stroum Electronics
5811 Sixth Ave. South
Seattle 98108
Tel: (206) 763-2300

WASHINGTON (continued)

†Liberty Electronics
1750 132nd Avenue NE
Bellevue 98005
Tel: (206) 763-8300

WISCONSIN

Arrow Electronics
434 W. Rawson Avenue
Oak Creek 53154
Tel: (414) 764-6600

†Hamilton/Avnet
2975 Moorland Road
New Berlin 53151
Tel: (414) 784-4510

CANADA

ALBERTA

†L. A. Varah Ltd.
4742 14th Street N.E.
Calgary T2E 6L7
Tel: (403) 276-8818
Telex: 13 825 89 77

BRITISH COLUMBIA

†L.A. Varah Ltd.
2077 Alberta Street
Vancouver V5V 1C4
Tel: (604) 873-3211
TWX: 610-929-1068
Telex: 04 53167

Zentronics
8325 Fraser Street
Vancouver V5X 3X8
Tel: (604) 325-3292
Telex: 04-5077-89

MANITOBA

L. A. Varah
1-1832 King Edward Street
Winnipeg R2R 0N1
Tel: (204) 633-6190

ONTARIO

†L.A. Varah, Ltd.
505 Kenora Avenue
Hamilton L8E-3P2
Tel: (416) 561-9311
TELEX: 061-8349

†Hamilton/Avnet Electronics
3688 Nashua Drive, Units G & H
Mississauga L4V 1M5
Tel: (416) 677-7432
TWX: 610-492-8867

†Hamilton/Avnet Electronics
1735 Courtwood Cresc.
Ottawa K2C 3J2
Tel: (613) 226-1700
TWX: 610 562-1906

†Zentronics
141 Catherine Street
Ottawa, Ontario K2P 1C3
Tel: (613) 238-6411

†Zentronics
99 Norfinch Dr.
Downsview, Ontario M3N 1W8
Tel: (416) 635-2822
Telex: 02-021694

QUEBEC


†Hamilton/Avnet Electronics
2670 Paulus Street
St. Laurent H4S 1G2
Tel: (514) 331-6443
TWX: 610-421-3731

Zentronics
8146 Montview Road
Town of Mt. Royal
Montreal H4P 2L7

†Microcomputer System Technical Demonstrator Centers
†Microcomputer System Spares Order Point

Random Access Memory

3





2101A/8101A-4*

256 X 4 BIT STATIC RAM

2101A-2	250 ns Max.
2101A	350 ns Max.
2101A-4	450 ns Max.

RAM

- **256 x 4 Organization to Meet Needs for Small System Memories**
- **Single +5V Supply Voltage**
- **Directly TTL Compatible: All Inputs and Output**
- **Statis MOS: No Clocks or Refreshing Required**
- **Simple Memory Expansion: Chip Enable Input**
- **Inputs Protected: All Inputs Have Protection Against Static Charge**
- **Low Cost Packaging: 22 Pin Plastic Dual In-Line Configuration**
- **Low Power: Typically 150 mW**
- **Three-State Output: OR-Tie Capability**
- **Output Disable Provided for Ease of Use in Common Data Bus Systems**


The Intel® 2101A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2101A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bi-directional logic in a common I/O system.

The Intel® 2101A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



*All 8101A-4 specs are identical to the 2101A-4 specs.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -10°C to 80°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

**COMMENT:*

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
I _{LI}	Input Current		1	10	μA	V _{IN} = 0 to 5.25V
I _{LOH}	Data Output Leakage Current		1	10	μA	Output Disabled, V _{OUT} =4.0V
I _{LOL}	Data Output Leakage Current		-1	-10	μA	Output Disabled, V _{OUT} =0.45V
I _{CC1}	Power Supply Current	2101A, 2101A-4	35	55	mA	V _{IN} = 5.25V, I _O = 0mA T _A = 25°C
			2101A-2	45		
I _{CC2}	Power Supply Current	2101A, 2101A-4	2101A-2	60	mA	V _{IN} = 5.25V, I _O = 0mA T _A = 0°C
				70		
V _{IL}	Input "Low" Voltage	-0.5		+0.8	V	
V _{IH}	Input "High" Voltage	2.0		V _{CC}	V	
V _{OL}	Output "Low" Voltage			+0.45	V	I _{OL} = 2.0mA
V _{OH}	Output "High" Voltage	2101A, 2101A-2	2.4		V	I _{OH} = -200μA
		2101A-4	2.4		V	I _{OH} = -150μA

TYPICAL D.C. CHARACTERISTICS



NOTES: 1. Typical values are for T_A = 25°C and nominal supply voltage.

A.C. CHARACTERISTICS FOR 2101A-2 (250 ns ACCESS TIME)

READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	250			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			250	ns	
t_{CO}	Chip Enable To Output			180	ns	
t_{OD}	Output Disable To Output			130	ns	
$t_{DF}^{[3]}$	Data Output to High Z State	0		180	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	170			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	150			ns	
t_{DW}	Data Setup	150			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	150			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

CAPACITANCE ^[2] $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$


Symbol	Test	Limits (pF)	
		Typ. ^[1]	Max.
C_{IN}	Input Capacitance (All Input Pins) $V_{IN} = 0\text{V}$	4	8
C_{OUT}	Output Capacitance $V_{OUT} = 0\text{V}$	8	12

WAVEFORMS

READ CYCLE



WRITE CYCLE



- NOTES:
1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. This parameter is periodically sampled and is not 100% tested.
 3. t_{DF} is with respect to the trailing edge of CE_1, CE_2 , or OD, whichever occurs first.

4. OD should be tied low for separate I/O operation.

RAM

2101A (350 ns ACCESS TIME)**A.C. CHARACTERISTICS**READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	350			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			350	ns	
t_{CO}	Chip Enable To Output			240	ns	
t_{OD}	Output Disable To Output			180	ns	
$t_{DF}^{[2]}$	Data Output to High Z State	0		150	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	220			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	200			ns	
t_{DW}	Data Setup	200			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	200			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

2101A-4 (450 ns ACCESS TIME)**A.C. CHARACTERISTICS**READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	450			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			450	ns	
t_{CO}	Chip Enable To Output			310	ns	
t_{OD}	Output Disable To Output			250	ns	
$t_{DF}^{[2]}$	Data Output to High Z State	0		200	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	270			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	250			ns	
t_{DW}	Data Setup	250			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	250			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

- NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. t_{DF} is with respect to the trailing edge of CE_1 , CE_2 , or OD, whichever occurs first.

2102A FAMILY

A. C. Characteristics $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified

READ CYCLE

Symbol	Parameter	2102A-2, 2102AL-2 Limits (ns)		2102A, 2102AL Limits (ns)		2102A-4, 2102AL-4 Limits (ns)	
		Min.	Max.	Min.	Max.	Min.	Max.
t_{RC}	Read Cycle	250		350		450	
t_A	Access Time		250		350		450
t_{CO}	Chip Enable to Output Time		130		180		230
t_{OH1}	Previous Read Data Valid with Respect to Address	40		40		40	
t_{OH2}	Previous Read Data Valid with Respect to Chip Enable	0		0		0	

WRITE CYCLE

t_{WC}	Write Cycle	250		350		450	
t_{AW}	Address to Write Setup Time	20		20		20	
t_{WP}	Write Pulse Width	180		250		300	
t_{WR}	Write Recovery Time	0		0		0	
t_{DW}	Data Setup Time	180		250		300	
t_{DH}	Data Hold Time	0		0		0	
t_{CW}	Chip Enable to Write Setup Time	180		250		300	

A. C. CONDITIONS OF TEST


Input Pulse Levels: 0.8 Volt to 2.0 Volt
 Input Rise and Fall Times: 10nsec
 Timing Measurement Inputs: 1.5 Volts
 Reference Levels Output: 0.8 and 2.0 Volts
 Output Load: 1 TTL Gate and $C_L = 100\text{ pF}$

Capacitance^[2] $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$


SYMBOL	TEST	LIMITS (pF)	
		TYP.[1]	MAX.
C_{IN}	INPUT CAPACITANCE (ALL INPUT PINS) $V_{IN} = 0\text{V}$	3	5
C_{OUT}	OUTPUT CAPACITANCE $V_{OUT} = 0\text{V}$	7	10

Waveforms

READ CYCLE




WRITE CYCLE




NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. This parameter is periodically sampled and is not 100% tested.

Typical D. C. and A. C. Characteristics

POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE




POWER SUPPLY CURRENT VS. SUPPLY VOLTAGE




RAM


V_{IN} LIMITS VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



ACCESS TIME VS. AMBIENT TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE



2104A

4096 x 1 BIT DYNAMIC RAM

	2104A
Max. Access Time (ns)	350
Read, Write Cycle (ns)	500
Max. IDD (mA)	35

RAM

- **Highest Density 4K RAM Industry Standard 16 Pin Package**
 - **Low Power 4K RAM**
 - **All Inputs Including Clocks TTL Compatible**
 - **Standard Power Supplies: +12V, +5V, -5V**
- **Refresh Period: 2 ms**
 - **On-Chip Latches for Addresses, Chip Select and Data In**
 - **Simple Memory Expansion: Chip Select**
 - **Output is Three-State, TTL Compatible; Data is Latched and Valid into Next Cycle**
 - **Compatible with Intel® 2116 16K RAM**

The Intel® 2104A is a 4096 word by 1 bit MOS RAM fabricated with N-channel silicon gate technology for high performance and high functional density.


The efficient design of the 2104A allows it to be packaged in the industry standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

The use of the 16 pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2104A on 6 address input pins. The two 6 bit address words are latched into the 2104A by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.


A new unique dynamic storage cell provides high speed along with low power dissipation and wide voltage margins. The memory cell requires refreshing for data retention. Refreshing is easily accomplished by performing any RAS/CAS cycle with CS at V_{IH} for each of the 64 row addresses every 2 milliseconds.

The 2104A is designed for CAS-only deselect and is compatible with Intel® 2116, 16K RAM.

PIN CONFIGURATION




LOGIC DIAGRAM



PIN NAMES

A ₀ - A ₅	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	V _{BB}	POWER (-5V)
CS	CHIP SELECT	V _{CC}	POWER (+5V)
D _{IN}	DATA IN	V _{DD}	POWER (+12V)
D _{OUT}	DATA OUT	V _{SS}	GROUND
RAS	ROW ADDRESS STROBE		

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage on any Pin Relative to V_{BB}		
($V_{SS} - V_{BB} \geq 4.5V$)	-0.3V to +20V
Power Dissipation	1.0W
Data Out Current	50 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +12V \pm 5\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[2]	Max.		
I_{LI}	Input Load Current (Any Input)			10	μA	$V_{IN} = V_{IL\ MIN}$ to $V_{IH\ MAX}$
$ I_{LOI} $	Output Leakage Current for High Impedance State			10	μA	Chip Deselected: \overline{RAS} and \overline{CAS} at V_{IH} $V_{OUT} = 0$ to $5.5V$
$I_{DD1}^{[3]}$	V_{DD} Standby Current		0.7	2	mA	$V_{DD} = 12.6V$, \overline{CAS} and \overline{RAS} at V_{IH} .
I_{BB1}	V_{BB} Standby Current		5	50	μA	Chip Deselected Prior to Measurement. See Note 5.
$I_{DD2}^{[3]}$	Operating V_{DD} Current		25	35	mA	$t_{CYC} = 500\text{ ns}$
I_{BB2}	Operating V_{BB} Current		130	400	μA	$t_{RC} = 500\text{ ns}$, $T_A = 0^\circ\text{C}$
$I_{CC1}^{[4]}$	V_{CC} Supply Current When Deselected			10	μA	
V_{IL}	Input Low Voltage (Any Input)	-1.0		0.8	V	
V_{IH}	Input High Voltage	2.4		7.0	V	
V_{OL}	Output Low Voltage	0.0		0.4	V	$I_{OL} = 2.0\text{ mA}$
V_{OH}	Output High Voltage	2.4		V_{CC}	V	$I_{OH} = -5\text{ mA}$

CAPACITANCE^[6] $T_A = 25^\circ\text{C}$

Symbol	Test	Typ.	Max.	Unit	Conditions
C_{I1}	Input Capacitance (A_0 - A_5), D_{IN} , \overline{CS}	3	7	pF	$V_{IN} = V_{SS}$
C_{I2}	Input Capacitance \overline{RAS} , \overline{WRITE}	3	7	pF	$V_{IN} = V_{SS}$
C_O	Output Capacitance (D_{OUT})	4	7	pF	$V_{OUT} = 0V$
C_{I3}	Input Capacitance \overline{CAS}	6	7	pF	$V_{IN} = V_{SS}$

- Notes:**
1. All voltages referenced to V_{SS} . The only requirement for the sequence of applying voltages to the device is that V_{DD} , V_{CC} , and V_{SS} should never be 0.3V or more negative than V_{BB} . After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycle (any valid memory cycles containing both \overline{RAS} and \overline{CAS}) prior to normal operation.
 2. Typical values are for $T_A = 25^\circ\text{C}$ and nominal power supply voltages.
 3. The I_{DD} current flows to V_{SS} .
 4. When chip is selected V_{CC} supply current is dependent on output loading. V_{CC} is connected to output buffer only.
 5. The chip is deselected; i.e., output is brought to high impedance state by \overline{CAS} -only cycle or by a read cycle with \overline{CS} at V_{IH} .
 6. Capacitance measured with Boonton Meter.

A.C.CHARACTERISTICS^[1]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 5\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, AND READ MODIFY WRITE CYCLES

Symbol	Parameter	2104A		Unit
		Min.	Max.	
t_{REF}	Time Between Refresh		2	ms
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	150		ns
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	150		ns
$t_{RCL}^{[2]}$	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Leading Edge Lead Time	100	150	ns
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	0		ns
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	200		ns
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	350		ns
t_{AR}	$\overline{\text{RAS}}$ to Address or $\overline{\text{CS}}$ Hold Time	250		ns
t_{ASR}	Row Address Set-Up Time	0		ns
t_{ASC}	Column Address or $\overline{\text{CS}}$ Set-Up Time	0		ns
t_{RAH}	Row Address Hold Time	100		ns
t_{CAH}	Column Address or $\overline{\text{CS}}$ Hold Time	100		ns
t_T	Rise or Fall Time	3	50	ns
t_{OFF}	Output Buffer Turn-Off Delay	0	100	ns
$t_{CAC}^{[3]}$	Access Time From $\overline{\text{CAS}}$		200	ns
$t_{RAC}^{[3]}$	Access Time from $\overline{\text{RAS}}$		350	ns

READ CYCLE

Symbol	Parameter	2104A		Unit
		Min.	Max.	
t_{RC}	Random Read or Write Cycle Time	500		ns
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	350	32000	ns
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	200		ns
t_{RCS}	Read Command Set-Up Time	0		ns
t_{RCH}	Read Command Time	0		ns
t_{DOH}	Data Out Hold Time	32		μs


WRITE CYCLE^[4]

Symbol	Parameter	2104A		Unit
		Min.	Max.	
t_{RC}	Random Read or Write Cycle Time	500		ns
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	350	32000	ns
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	200		ns
t_{WCS}	Write Command Set-Up Time	0		ns
t_{WCH}	Write Command Hold Time	100		ns
t_{WCR}	Write Command Hold Time Referenced to $\overline{\text{RAS}}$	250		ns
t_{WP}	Write Command Pulse Width	100		ns
t_{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	200		ns
t_{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	200		ns
t_{DS}	Data-In Set-Up Time	0		ns
t_{DH}	Data-In Hold Time	100		ns
t_{DHR}	Data-In Hold Time Referenced to $\overline{\text{RAS}}$	250		ns

- Notes:**
- All voltages referenced to V_{SS} . Minimum timings do not allow for t_T or skews.
 - $\overline{\text{CAS}}$ must remain at V_{IH} a minimum of $t_{RCL\text{ MIN}}$ after $\overline{\text{RAS}}$ switches to V_{IL} . To achieve the minimum guaranteed access time (t_{RAC}), $\overline{\text{CAS}}$ must switch to V_{IL} at or before t_{RCL} of $t_{RAC} - t_T - t_{CAC}$ as described in the Applications Information section. $t_{RCL\text{ MAX}}$ is given for reference only as $t_{RAC} - t_{CAC}$.
 - Load = 2 TTL and 100 pF. See Applications Information.
 - In a write cycle D_{OUT} latch will contain data written into cell. In a read-modify-write cycle D_{OUT} latch will contain data read from cell. If $\overline{\text{WE}}$ goes low after $\overline{\text{CAS}}$ and prior to t_{CAC} , D_{OUT} is indeterminate.


WAVEFORMS

READ CYCLE



RAM

WRITE CYCLE



(See next page for notes)

A.C.CHARACTERISTICS^[1]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 5\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.


READ-MODIFY-WRITE CYCLE

Symbol	Parameter	2104A		Unit
		Min.	Max.	
t_{RWC}	Read Modify Write Cycle Time ^[2]	700		ns
t_{CRW}	RMW Cycle $\overline{\text{CAS}}$ Width	400		ns
t_{RRW}	RMW Cycle $\overline{\text{RAS}}$ Width	550		ns
t_{RWL}	RMW Cycle $\overline{\text{RAS}}$ Lead Time	200		ns
t_{CWH}	RMW Cycle $\overline{\text{CAS}}$ Hold Time	550		ns
t_{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	200		ns
t_{WP}	Write Command Pulse Width	100		ns
t_{RCS}	Read Command Set-Up Time	0		ns
t_{MOD}	Modify Time	0	10	μs
t_{DS}	Data-In Set-Up Time	0		ns
t_{DH}	Data-In Hold Time	100		ns

- Notes: 1. All voltages referenced to V_{SS} .
2. The minimum cycle timing does not allow for t_T or skews.


WAVEFORMS

READ-MODIFY-WRITE CYCLE



- Notes: 1,2. V_{IHMIN} and V_{ILMAX} are reference levels for measuring timing of input signals.
3,4. V_{OHMIN} and V_{OLMAX} are reference levels for measuring timing of D_{OUT} .
5. Referenced to $\overline{\text{CAS}}$ or $\overline{\text{WE}}$, whichever occurs last.
6. In a write cycle D_{OUT} latch will contain data written into cell. In a read-modify-write cycle D_{OUT} latch will contain data read from cell. If $\overline{\text{WE}}$ goes low after $\overline{\text{CAS}}$ and prior to t_{CAC} , D_{OUT} is indeterminate.

TYPICAL CHARACTERISTICS




RAM

APPLICATIONS

ADDRESSING

Two externally applied negative going TTL clocks, Row Address Strobe (\overline{RAS}), and Column Address Strobe (\overline{CAS}), are used to strobe the two sets of 6 addresses into internal address buffer registers. The first clock, \overline{RAS} , strobes in the six low order addresses (A_0-A_5) which selects one of 64 rows and begins the timing which enables the column sense amplifiers. The second clock, \overline{CAS} , strobes in the six high order addresses (A_6-A_{11}) to select one of 64 column sense amplifiers and Chip Select (\overline{CS}) which enables the data out buffer.

An address map of the 2104A is shown below. Address "0" corresponds to all addresses at V_{IL} . All addresses are sequentially located on the chip.



DATA CYCLES/TIMING

A memory cycle begins with addresses stable and a negative transition of \overline{RAS} . See the waveforms on page 4. It is not necessary to know whether a Read or Write cycle is to be performed until \overline{CAS} becomes valid.

Note that Chip Select (\overline{CS}) does not have to be valid until the second clock, \overline{CAS} . It is, therefore, possible to start a memory cycle before it is known which device must be selected. This can result in a significant improvement in

system access time since the decode time for chip select does not enter into the calculation for access time.

Both the \overline{RAS} and \overline{CAS} clocks are TTL compatible and do not require level shifting and driving at high voltage MOS levels. Buffers internal to the 2104A convert the TTL level signals to MOS levels inside the device. Therefore, the delay associated with external TTL-MOS level converters is not added to the 2104A system access time.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during \overline{CAS} . The output pin of a selected device will unconditionally go to a high impedance state immediately following the leading edge of \overline{CAS} and remain in this state until valid data appears at the output at access time. The selected output data is internally latched and will remain valid until a subsequent \overline{CAS} is given to the device by a Read, Write, Read-Modify-Write, \overline{CAS} only or Refresh cycle. Data-out goes to a high impedance state for all non-selected devices.

Device access time, t_{ACC} , is the longer of two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCL} + t_T + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe lead time, t_{RCL} , and transition time, t_T , are system dependent timing parameters. For example, substituting the device parameters of the 2104A and assuming a TTL level transition time of 5 ns yields:

$$3. t_{ACC} = t_{RAC} = 350 ns \text{ for } 100 nsec \leq t_{RCL} \leq 145 nsec$$

OR

$$4. t_{ACC} = t_{RCL} + t_T + t_{CAC} = t_{RCL} + 205 ns \text{ for } t_{RCL} > 145 ns.$$

Note that if $100 \text{ nsec} \leq t_{RCL} \leq 145 \text{ nsec}$, device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCL} > 145 \text{ nsec}$, access time is determined by equation 4. This 45 ns interval (shown in the t_{RCL} inequality in equation 3) in which the falling edge of $\overline{\text{CAS}}$ can occur without affecting access time is provided to allow for system timing skew in the generation of $\overline{\text{CAS}}$. This allowance for a t_{RCL} skew is designed in at the device level to allow minimum access times to be achieved in practical designs.

WRITE CYCLE


A Write Cycle is generally performed by bringing Write Enable ($\overline{\text{WE}}$) low before $\overline{\text{CAS}}$. D_{OUT} will be the data written into the cell addressed. If $\overline{\text{WE}}$ goes low after $\overline{\text{CAS}}$ and prior to t_{CAC} , D_{OUT} will be indeterminate.

READ-MODIFY-WRITE CYCLE

A Read-Modify-Write Cycle is performed by bringing Write Enable ($\overline{\text{WE}}$) low after access time, t_{RAC} , with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ low. Data in must be valid at or before the falling edge of $\overline{\text{WE}}$. In a read-modify-write cycle D_{OUT} is data read and does not change during the modify-write portion of the cycle.

$\overline{\text{CAS}}$ ONLY (DESELECT) CYCLE

In some applications, it is desirable to be able to deselect all memory devices without running a regular memory cycle. This may be accomplished with the 2104A by performing a $\overline{\text{CAS}}$ -Only Cycle. Receipt of a $\overline{\text{CAS}}$ without $\overline{\text{RAS}}$ deselects the 2104A and forces the Data Output to the high-impedance state. This places the 2104A in its lowest power, standby condition. I_{DD} will be about twice I_{DD1} for the first cycle of $\overline{\text{CAS}}$ -only deselection and I_{DD1} for any additional $\overline{\text{CAS}}$ -only cycles. The cycle timing and $\overline{\text{CAS}}$ timing should be just as if a normal $\overline{\text{RAS/CAS}}$ cycle was being performed.



TYPICAL SUPPLY CURRENTS VS. TIME

CHIP SELECTION/DESELECTION

The 2104A is selected by driving $\overline{\text{CS}}$ low during a Read, Write, or Read-Modify-Write cycle. A device is deselected by 1) driving $\overline{\text{CS}}$ high during a Read, Write, or Read-Modify-Write cycle or 2) performing a $\overline{\text{CAS}}$ Only cycle independent of the state of $\overline{\text{CS}}$.

REFRESH CYCLES

Each of the 64 rows internal to the 2104A must be refreshed every 2 msec to maintain data. Any data cycle (Read, Write, Read-Modify-Write) refreshes the entire selected row (defined by the low order row addresses). The refresh operation is independent of the state of chip select. It is evident, of course, that if a Write or Read-Modify-Write cycle is used to refresh a row, the device should be deselected ($\overline{\text{CS}}$ high) if it is desired not to change the state of the selected cell.

$\overline{\text{RAS/CAS}}$ TIMING

The device clocks, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, control operation of the 2104A. The timing of each clock and the timing relationships of the two clocks must be understood by the user in order to obtain maximum performance in a memory system.

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving $\overline{\text{RAS}}$ and/or $\overline{\text{CAS}}$ low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle must not begin until the minimum precharge time, t_{RP} , has been met.

POWER SUPPLY


Typical power supply current waveforms versus time are shown below for both a $\overline{\text{RAS/CAS}}$ cycle and a $\overline{\text{CAS}}$ only cycle. I_{DD} and I_{BB} current surges at $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ edges make adequate decoupling of these supplies important. Due to the high frequency noise component content of the current waveforms, the decoupling capacitors should be low inductance, ceramic units selected for their high frequency performance.

It is recommended that a 0.1 μF ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μF ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μF tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

A 0.01 μF ceramic capacitor is recommended between V_{CC} and V_{SS} at every eighth device to prevent noise coupling to the V_{CC} line which may affect the TTL peripheral logic in the system.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be

gridded both horizontally and vertically at each device in the array. This technique allows use of double-sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS

D = $0.1 \mu\text{F}$ TO V_{DD} TO V_{SS}

B = $0.1 \mu\text{F}$ V_{BB} TO V_{SS}

C = $0.01 \mu\text{F}$ V_{CC} TO V_{SS}

2104A FAMILY

A.C. CHARACTERISTICS^[1,2]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, AND READ MODIFY WRITE CYCLES

Symbol	Parameter	2104A-1		2104A-2		2104A-3		2104A-4		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{REF}	Time Between Refresh		2		2		2		2	ms
t _{RP}	RAS Precharge Time	100		120		120		125		ns
t _{CP}	CAS Precharge Time	60		80		110		110		ns
t _{RCD} ^[3]	RAS to CAS Delay Time	20	50	25	65	35	85	80	135	ns
t _{CRP}	CAS to RAS Precharge Time	0		0		0		0		ns
t _{RSH}	RAS Hold Time	100		135		165		165		ns
t _{AR}	RAS to Address or CS Hold Time	95		120		160		215		ns
t _{ASR}	Row Address Set-Up Time	0		0		0		0		ns
t _{ASC}	Column Address or CS Set-Up Time	-10		-10		-10		-10		ns
t _{RAH}	Row Address Hold Time	20		25		35		80		ns
t _{CAH}	Column Address or CS Hold Time	45		55		75		80		ns
t _T	Rise or Fall Time	3	50	3	50	3	50	3	50	ns
t _{OFF}	Output Buffer Turn-Off Delay	0	50	0	60	0	60	0	80	ns
t _{CAC} ^[4,5]	Access Time From CAS		100		135		165		165	ns
t _{RAC} ^[4]	Access Time From RAS		150		200		250		300	ns

READ CYCLE

Symbol	Parameter	2104A-1		2104A-2		2104A-3		2104A-4		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Random Read or Write Cycle Time	320		375		375		425		ns
t _{RAS}	RAS Pulse Width	150	10000	200	10000	250	10000	300	10000	ns
t _{CAS}	CAS Pulse Width	100		135		165		165		ns
t _{RCS}	Read Command Set-Up Time	0		0		0		0		ns
t _{RCH}	Read Command Hold Time	0		0		0		0		ns
t _{DOH}	Data Out Hold Time	10		10		10		10		μs

WRITE CYCLE


Symbol	Parameter	2104A-1		2104A-2		2104A-3		2104A-4		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Random Read or Write Cycle Time	320		375		375		425		ns
t _{RAS}	RAS Pulse Width	150	10000	200	10000	250	10000	300	10000	ns
t _{CAS}	CAS Pulse Width	100		135		165		165		ns
t _{WCS} ^[6]	Write Command Set-Up Time	0		0		0		0		ns
t _{WCH}	Write Command Hold Time	45		55		75		80		ns
t _{WCR}	Write Command Hold Time Referenced to RAS	95		120		160		215		ns
t _{WP}	Write Command Pulse Width	45		55		75		80		ns
t _{RWL}	Write Command to RAS Lead Time	50		70		85		130		ns
t _{CWL}	Write Command to CAS Lead Time	50		70		85		130		ns
t _{DS}	Data-In Set-Up Time	0		0		0		0		ns
t _{DH}	Data-In Hold Time	55		65		75		80		ns
t _{DHR}	Data-In Hold Time Referenced to RAS	95		120		160		215		ns

NOTES:


- All voltages referenced to V_{SS}.
- A.C. Characteristics assume t_T = 5ns.
- t_{RCD}(MAX) is specified as a reference point only; if t_{RCD} ≤ t_{RCD}(MAX) access time is t_{RAC}, if t_{RCD} > t_{RCD}(MAX) access time is t_{RCD} + t_{CAC}.
- Load = 2 TTL loads and 100pF.
- Assumes t_{RCD} ≥ t_{RCD}(MAX).
- In a write cycle with t_{WCS} ≥ t_{WCS}(MIN) the cycle is an early write cycle and D_{OUT} will be data written into the selected cell (D_{OUT} = D_{IN}). If t_{CWD} ≥ t_{CWD}(MIN) and t_{RWD} ≥ t_{RWD}(MIN) the cycle is a read-modify-write cycle and D_{OUT} will be data from the selected address read. If neither of the above conditions are satisfied, D_{OUT} is indeterminate.

WAVEFORMS


READ CYCLE



WRITE CYCLE



RAS-ONLY REFRESH CYCLE



(See next page for notes)

RAM

A.C.CHARACTERISTICS [7,8]

$T_A = 0^\circ$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.


READ-MODIFY-WRITE CYCLE

Symbol	Parameter	2104A-1		2104A-2		2104A-3		2104A-4		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{RWC}	Read Modify Write Cycle Time ^[2]	330		420		480		575		ns
t_{CRW}	RMW Cycle $\overline{\text{CAS}}$ Width	115		155		180		250		ns
t_{RRW}	RMW Cycle $\overline{\text{RAS}}$ Width	165	10,000	220	10,000	265	10,000	385	10,000	ns
t_{RWL}	RMW Cycle $\overline{\text{RAS}}$ Lead Time	50		70		85		130		ns
t_{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	50		70		85		130		ns
t_{WP}	Write Command Pulse Width	45		55		75		80		ns
t_{RCS}	Read Command Set-Up Time	0		0		0		0		ns
$t_{RWD}^{[6]}$	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	110		145		175		250		ns
$t_{CWD}^{[6]}$	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	60		80		90		115		ns
t_{DS}	Data-In Set-Up Time	0		0		0		0		ns
t_{DH}	Data-In Hold Time	55		65		75		80		ns

RAM

WAVEFORMS


READ-MODIFY-WRITE CYCLE




- Notes: 1,2. V_{IHMIN} or V_{IHCMin} and V_{ILMAX} are reference levels for measuring timing of input signals.
- 3,4. V_{OHMIN} and V_{OLMAX} are reference levels for measuring timing of D_{OUT} .
- 5. Referenced to CAS or WE, whichever occurs last.
- 6. In a write cycle with $t_{WCS} \geq t_{WCS(MIN)}$ the cycle is an early write cycle and D_{OUT} will be data written into the selected cell ($D_{OUT} = D_{IN}$). If $t_{CWD} \geq t_{CWD(MIN)}$ and $t_{RWD} \geq t_{RWD(MIN)}$ the cycle is a read-modify-write cycle and D_{OUT} will be data from the selected address read. If neither of the above conditions are satisfied, D_{OUT} is indeterminate.
- 7. All voltages referenced to V_{SS} .
- 8. A.C. Characteristics assume $t_T = 5\text{ns}$.

TYPICAL CHARACTERISTICS


TYPICAL I_{BB2} AND I_{DD2} VS. TEMPERATURE



TYPICAL I_{BB2} AND I_{DD2} VS. CYCLE TIME



TYPICAL ACCESS TIME VS. TEMPERATURE



RAM


APPLICATIONS

ADDRESSING

Two externally applied negative going TTL clocks, Row Address Strobe (\overline{RAS}), and Column Address Strobe (\overline{CAS}), are used to strobe the two sets of 6 addresses into internal address buffer registers. The first clock, \overline{RAS} , strobes in the six low order addresses (A_0-A_5) which selects one of 64 rows and begins the timing which enables the column sense amplifiers. The second clock, \overline{CAS} , strobes in the six high order addresses (A_6-A_{11}) to select one of 64 column sense amplifiers and Chip Select (\overline{CS}) which enables the data out buffer.

An address map of the 2104A is shown below. Address "0" corresponds to all addresses at V_{11} . All addresses are sequentially located on the chip.

2104A Address Map



DATA CYCLES/TIMING

A memory cycle begins with addresses stable and a negative transition of \overline{RAS} . See the waveforms on page 4. It is not necessary to know whether a Read or Write cycle is to be performed until \overline{CAS} becomes valid.

Note that Chip Select (\overline{CS}) does not have to be valid until the second clock, \overline{CAS} . It is, therefore, possible to start a memory cycle before it is known which device must be selected. This can result in a significant improvement in

system access time since the decode time for chip select does not enter into the calculation for access time.

Both the \overline{RAS} and \overline{CAS} clocks are TTL compatible and do not require level shifting and driving at high voltage MOS levels. Buffers internal to the 2104A convert the TTL level signals to MOS levels inside the device. Therefore, the delay associated with external TTL-MOS level converters is not added to the 2104A system access time.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during \overline{CAS} . The output pin of a selected device will unconditionally go to a high impedance state immediately following the leading edge of \overline{CAS} and remain in this state until valid data appears at the output at access time. The selected output data is internally latched and will remain valid for at least $t_{DOH MAX}$. A subsequent \overline{CAS} must be given to the device either by a Read, Write, Read-Modify-Write, \overline{CAS} -only or $\overline{RAS}/\overline{CAS}$ refresh cycle.

Device access time, t_{ACC} , is the longer of two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. \overline{RAS} to \overline{CAS} delay time, t_{RCD} , is a system dependent timing parameter. For example, substituting the device parameters to the 2104A-4 yields:

3. $t_{ACC} = t_{RAC} = 300ns$ for $80nsec \leq t_{RCD} \leq 135nsec$ OR
4. $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 165ns$ for $t_{RCD} > 135ns$.

Note that if $80\text{nsec} \leq t_{\text{RCD}} \leq 135\text{nsec}$, device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{\text{RCD}} > 135\text{ns}$, access time is determined by equation 4. This 55ns interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of $\overline{\text{CAS}}$ can occur without affecting access time is provided to allow for system timing skew in the generation of $\overline{\text{CAS}}$. This allowance for a t_{RCD} skew is designed in at the device level to allow minimum access times to be achieved in practical system designs.

WRITE CYCLE

A Write Cycle is generally performed by bringing Write Enable ($\overline{\text{WE}}$) low before $\overline{\text{CAS}}$. D_{OUT} will be the data written into the cell addressed. If $\overline{\text{WE}}$ goes low after $\overline{\text{CAS}}$ but $t_{\text{CWD}} < t_{\text{CWD MIN}}$ and $t_{\text{RWD}} < t_{\text{RWD MIN}}$, D_{OUT} will be indeterminate.

READ-MODIFY-WRITE CYCLE

A Read-Modify-Write Cycle is performed by bringing Write Enable ($\overline{\text{WE}}$) low during a selected $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle with $t_{\text{RWD}} \geq t_{\text{RWD MIN}}$ and $t_{\text{CWD}} \geq t_{\text{CWD MIN}}$. Data in must be valid at or before the falling edge of $\overline{\text{WE}}$. In a read-modify-write cycle D_{OUT} is data read from the selected cell and does not change during the modify-write portion of the cycle.

$\overline{\text{CAS}}$ ONLY (DESELECT) CYCLE

In some applications, it is desirable to be able to deselect all memory devices without running a regular memory cycle. This may be accomplished with the 2104A by performing a $\overline{\text{CAS}}$ -Only Cycle. Receipt of a $\overline{\text{CAS}}$ without $\overline{\text{RAS}}$ deselects the 2104A and forces the Data Output to the high-impedance state. This places the 2104A in its lowest power, standby condition. I_{DD} will be about twice I_{DD1} for the first cycle of $\overline{\text{CAS}}$ -only deselection and I_{DD1} for any additional $\overline{\text{CAS}}$ -only cycles. The cycle timing and $\overline{\text{CAS}}$ timing should be just as if a normal $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle was being performed.

CHIP SELECTION/DESELECTION

The 2104A is selected by driving $\overline{\text{CS}}$ low during a Read,

Write, or Read-Modify-Write cycle. A device is deselected by 1) driving $\overline{\text{CS}}$ high during a Read, Write, or Read-Modify-Write cycle or 2) performing a $\overline{\text{CAS}}$ Only cycle independent of the state of $\overline{\text{CS}}$.

REFRESH CYCLES

Each of the 64 rows internal to the 2104A must be refreshed every 2 msec to maintain data. Any cycle (Read, Write, Read-Modify-Write, $\overline{\text{RAS}}$ -only refresh) refreshes the entire selected row (defined by the low order row addresses). The refresh operation is independent of the state of chip select. It is evident, of course, that if a Write or Read-Modify-Write cycle is used to refresh a row, the device should be deselected ($\overline{\text{CS}}$ high) if it is desired not to change the state of the selected cell.

$\overline{\text{RAS}}/\overline{\text{CAS}}$ TIMING

The device clocks, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, control operation of the 2104A. The timing of each clock and the timing relationships of the two clocks must be understood by the user in order to obtain maximum performance in a memory system.

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving $\overline{\text{RAS}}$ and/or $\overline{\text{CAS}}$ low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle must not begin until the minimum precharge time, t_{RP} , has been met.

PAGE MODE OPERATION


The 2104A is designed for page mode operation. Product tested to page mode operating specifications are available upon request.

POWER SUPPLY

Typical power supply current waveforms versus time are shown below for both a $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle and a $\overline{\text{CAS}}$ only cycle. I_{DD} and I_{BB} current surges at $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ edges make adequate decoupling of these supplies important. Due to the high frequency noise component content of the current waveforms, the decoupling capacitors should be low inductance, ceramic units selected for their high frequency performance.

It is recommended that a 0.1 μF ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μF ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μF tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.


A 0.01 μF ceramic capacitor is recommended between V_{CC} and V_{SS} at every eighth device to prevent noise coupling to the V_{CC} line which may affect the TTL peripheral logic in the system.



TYPICAL SUPPLY CURRENTS VS TIME

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be

gridded both horizontally and vertically at each device in the array. This technique allows use of double-sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



- DECOUPLING CAPACITORS
- D = 0.1 μ F to V_{DD} TO V_{SS}
 - B = 0.1 μ F V_{BB} TO V_{SS}
 - C = 0.01 μ F V_{CC} TO V_{SS}

RAM

2107C FAMILY

4096-BIT DYNAMIC RAM

RAM

	2107C-1	2107C-2	2107C	2107C-4
Access Time (ns)	150	200	250	300
Read, Write Cycle (ns)	380	400	430	470
RMW Cycle (ns)	450	500	550	590
Max I_{DD AV} (mA)	35	33	30	30


- **Direct Replacement for Industry Standard 22-Pin 4K RAMs**
- **± 10% Tolerance on all Power Supplies**
- **Low Operating Power**
- **Output is Three-State and TTL Compatible**
- **Low Standby Power**
- **TTL Compatible — All Address, Data, Write Enable, Chip Select Inputs**
- **Only One High Voltage Input Signal—Chip Enable**
- **Refresh Period 2 ms**
- **150 ns Access Time**

The Intel® 2107C is a 4096-word by 1-bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. A new unique dynamic storage cell provides high speed and wide operating margins. The 2107C uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107C is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 2107C is a replacement for the 2107A, 2107B and other industry standard 22-pin 4K RAMs.

PIN CONFIGURATION 2107C




PIN NAMES


A ₀ –A ₁₁	ADDRESS INPUTS*	V _{BB}	POWER (–5V)
CE	CHIP ENABLE	V _{CC}	POWER (+5V)
CS	CHIP SELECT	V _{DD}	POWER (+12V)
DIN	DATA INPUT	V _{SS}	GROUND
DOUT	DATA OUTPUT	WE	WRITE ENABLE
NC	NOT CONNECTED		

*Refresh Address A₀–A₆.

LOGIC SYMBOL 2107C



BLOCK DIAGRAM



Absolute Maximum Ratings*

Temperature Under Bias	-10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage on any Pin Relative to V_{BB} ($V_{SS} - V_{BB} \geq 4.5$)	-0.3V to +20V
Power Dissipation	1.00W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +12\text{V} \pm 10\%$, $V_{CC} = +5\text{V} \pm 10\%$, $V_{BB}^{[1]} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. [2]	Max.		
I_{LI}	Input Load Current (all inputs except CE)			10	μA	$V_{IN} = 0\text{V}$ to V_{IH} MAX CE = V_{ILC} or V_{IHC}
I_{LC}	Input Load Current, CE			2	μA	$V_{IN} = 0\text{V}$ to V_{IHC} MAX
$ I_{Lo} $	Output Leakage Current for high impedance state			10	μA	CE = V_{ILC} or $\overline{CS} = V_{IH}$ $V_O = 0\text{V}$ to 5.5V
$I_{DD1}^{[3]}$	V_{DD} Supply Current – standby ^[3]		20	200	μA	CE = -1V to +0.6V
$I_{DD AV}$	Average V_{DD} Current – operating		24	35	mA	2107C-1, $t_{CYC} = 380$
			22	33	mA	2107C-2, $t_{CYC} = 400$
			20	30	mA	2107C, $t_{CYC} = 430$
			20	30	mA	2107C-4, $t_{CYC} = 470$
$I_{CC1}^{[3,4]}$	V_{CC} Supply Current – standby			10	μA	CE = V_{ILC} or $\overline{CS} = V_{IH}$
I_{BB1}	V_{BB} Supply Current – standby		5	50	μA	CE = -1V to +0.6V
$I_{BB AV}$	Average V_{BB} Current – operating		100	400	μA	Min. cycle time, Min. t_{CE}
V_{IL}	Input Low Voltage	-1.0		0.8	V	
V_{IH}	Input High Voltage	2.4		$V_{CC}+1$	V	
V_{ILC}	CE Input Low Voltage	-1.0		+1.0	V	
V_{IHC}	CE Input High Voltage	$V_{DD}-1$		$V_{DD}+1$	V	
V_{OL}	Output Low Voltage	0.0		0.40	V	$I_{OL} = 3.2$ mA
V_{OH}	Output High Voltage	2.4		V_{CC}	V	$I_{OH} = -2.0$ mA

NOTES:

- The only requirement for the sequence of applying voltage to the device is that V_{DD} , V_{CC} , and V_{SS} should never be 0.3V or more negative than V_{BB} .
- Typical values are for $T_A = 25^\circ\text{C}$ and nominal power supply voltages.
- The I_{DD} and I_{CC} currents flow to V_{SS} .
- During CE on V_{CC} supply current is dependent on output loading. V_{CC} is connected to output buffer only.

RAM

A.C. Characteristics ^[1]

T_A = 0°C to 70°C, V_{DD} = 12V ±10%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, unless otherwise noted.

READ, WRITE, AND READ MODIFY/WRITE CYCLE

Symbol	Parameter	2107C-1		2107C-2		2107C		2107C-4		Units	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t _{REF}	Time Between Refresh		2		2		2		2	ms	
t _{AC}	Address to CE Set-Up Time	0		0		0		0		ns	2
t _{AH}	Address Hold Time	50		50		100		100		ns	
t _{CC}	CE Off Time	130		130		130		130		ns	
t _T	CE Transition Time		40		40		40		40	ns	
t _{CD}	CE Off to Output Disable Time	30		30		30		30		ns	3

READ CYCLE

Symbol	Parameter	2107C-1		2107C-2		2107C		2107C-4		Units	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t _{CY}	Cycle Time	380		400		430		470		ns	3
t _{CE}	CE On Time	210	4000	230	4000	260	4000	300	4000	ns	
t _{CO}	CE Output Delay		130		180		230		280	ns	4
t _{ACC}	Address to Output Access		150		200		250		300	ns	5
t _{WL}	CE to \overline{WE}	0		0		0		0		ns	
t _{WC}	\overline{WE} to CE On	0		0		0		0		ns	

WRITE CYCLE

Symbol	Parameter	2107C-1		2107C-2		2107C		2107C-4		Units	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t _{CY}	Cycle Time	380		400		430		470		ns	3
t _{CE}	CE On Time	210	4000	230	4000	260	4000	300	4000	ns	
t _w	\overline{WE} to CE Off	125		125		125		175		ns	
t _{CW}	CE to \overline{WE}	150		150		150		200		ns	
t _{DW}	D _{IN} to \overline{WE} Set-Up	0		0		0		0		ns	6
t _{DH}	D _{IN} Hold Time	0		0		0		0		ns	
t _{WP}	\overline{WE} Pulse Width	50		50		50		100		ns	
t _{WD}	\overline{WE} to Output Disable Time	15		15		15		15			

Capacitance ^[7] T_A = 25°C


Symbol	Test	Plastic and Ceramic Package		Unit	Conditions
		Typ.	Max.		
C _{AD}	Address Capacitance, \overline{CS} , D _{IN}	5	7	pF	V _{IN} = V _{SS}
C _{CE}	CE Capacitance	10	15	pF	V _{IN} = V _{SS}
C _{OUT}	Data Output Capacitance	5	7	pF	V _{OUT} = 0V
C _{\overline{WE}}	\overline{WE} Capacitance	6	8	pF	V _{IN} = V _{SS}

NOTES:

- After the application of supply voltages or after extended periods of operation without CE, the device must perform a minimum of one initialization cycle (any valid memory cycle or refresh cycle) prior to normal operation.
- t_{AC} is measured from end of address transition.
- t_T = 20 ns.
- C_{LOAD} = 50 pF, Load = One TTL Gate, Ref = 2.0V.
- t_{ACC} = t_{AC} + t_{CO} + 1t_T.
- If \overline{WE} is low before CE goes high then D_{IN} must be valid when CE goes high.
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:


$$C = \frac{I \Delta t}{\Delta V} \text{ with the current equal to a constant 20 mA.}$$

Read and Refresh Cycle ^[1]



RAM

Write Cycle




- NOTES:
1. For Refresh cycle, row and column addresses must be stable before t_{AC} and remain stable for entire t_{AH} period.
 2. V_{IL} MAX is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN}.
 3. V_{IN} MIN is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN}.
 4. V_{SS} +2.0V is the reference level for measuring timing of CE.
 5. V_{DD} -2V is the reference level for measuring timing of CE.
 6. V_{SS} +2.0V is the reference level for measuring the timing of \overline{DOUT} .

Read Modify Write Cycle

RAM

Symbol	Parameter	2107C-1		2107C-2		2107C		2107C-4		Units	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t_{RWC}	Read Modify Write (RMW) Cycle	450		500		550		590		ns	1
t_{CRW}	CE Width During RMW	280	4000	330	4000	380	4000	420	4000	ns	
t_{WC}	\overline{WE} to CE On	0		0		0		0		ns	
t_W	\overline{WE} to CE Off	125		125		125		175		ns	
t_{WP}	\overline{WE} Pulse Width	50		50		50		100		ns	
t_{DW}	D_{IN} to \overline{WE} Setup	0		0		0		0		ns	
t_{DH}	D_{IN} Hold Time	0		0		0		0		ns	
t_{CO}	CE to Output Delay		130		180		230		280	ns	
t_{ACC}	Access Time		150		200		250		300	ns	
t_{WD}	\overline{WE} to Output Disable Time	15		15		15		15		ns	



- NOTES:**
- t_T of 20 ns.
 - V_{IL} MAX is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
 - V_{IH} MIN is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
 - $V_{SS} + 2.0V$ is the reference level for measuring timing of CE.
 - $V_{DD} - 2V$ is the reference level for measuring timing of CE.
 - $V_{SS} + 2.0V$ is the reference level for measuring the timing of $\overline{D_{OUT}}$. $C_{LOAD} = 50$ pF. Load = One TTL Gate.
 - \overline{WE} must be at V_{IH} until end of t_{CO} .



2109 FAMILY

8,192 x 1 BIT DYNAMIC RAM

	2109-3 S6000,S6001	2109-4 S6002,S6003
Maximum Access Time (ns)	200	250
Read, Write Cycle (ns)	375	410
Read-Modify-Write Cycle (ns)	375	475

RAM

- **8K RAM, Industry Std. 16-Pin Package**
- **±10% Tolerance on All Power Supplies:**
+12V, +5V, -5V
- **Low Power: 462mW Max. Operating, 20mW Max. Standby**
- **Low I_{DD} Current Transients**
- **All Inputs, Including Clocks, TTL Compatible**
- **Non-Latched Output is Three-State, TTL Compatible**
- **RAS Only Refresh**
- **64 Refresh Cycles Required Every 2ms**
- **Page Mode Capability**
- **$\overline{\text{CAS}}$ Controlled Output Allows Hidden Refresh**

The Intel® 2109 is a 8,192 word by 1-bit Dynamic MOS RAM which is pin compatible with the industry standard 16K dynamic RAMs. The 2109 is manufactured with the same masks as the Intel® 2117 and is fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high reliability, high performance, and high storage density. As is shown in the block diagram below, the device is organized as two 8K arrays separated by sense amplifiers and column decoders. The selected 8K array is tested for all of the A.C. and D.C. characteristics necessary to permit the 2109 to be considered a functionally compatible 8K version of the 16K device.



The 2109 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and ±10% tolerance on all power supplies contribute to the high noise immunity of the 2109 in a system environment.

The 2109 is available as either an "upper" or "lower" half of the 2117. Row Address 6 (A₆) selects the operating half, and is V_{IH} for S6000, S6002, S6064 and S6066 specifications and A₆ is V_{IL} for S6001, S6003, S6065 and S6067 specifications.

The 2109 three-state output is controlled by Column Address Strobe ($\overline{\text{CAS}}$) independent of Row Address Strobe ($\overline{\text{RAS}}$). After a valid read or read-modify-write cycle, data is latched on the output by holding $\overline{\text{CAS}}$ low. The data out pin is returned to the high impedance state by returning $\overline{\text{CAS}}$ to a high state. The 2109 hidden refresh feature allows $\overline{\text{CAS}}$ to be held low to maintain latched data while $\overline{\text{RAS}}$ is used to execute $\overline{\text{RAS}}$ -Only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing $\overline{\text{RAS}}$ -Only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 64 row address combinations of A₀ through A₅. A₆ must be at its proper state (V_{IH} or V_{IL} depending on the device specification) for 64 cycle refresh. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

PIN CONFIGURATION LOGIC SYMBOL




NOTE 1: S6000, S6002: A₆ AT V_{IH} DURING ROW ADDRESS VALID
S6001, S6003: A₆ AT V_{IL} DURING ROW ADDRESS VALID

PIN NAMES

A ₀ -A ₆ ADDRESS INPUTS	$\overline{\text{WE}}$ WRITE ENABLE
CAS COLUMN ADDRESS STROBE	V _{BB} POWER (-5V)
DIN DATA IN	V _{CC} POWER (+5V)
DOUT DATA OUT	V _{DD} POWER (+12V)
RAS ROW ADDRESS STROBE	V _{SS} GROUND

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature -65°C to +150°C
Voltage on Any Pin Relative to V _{BB}	
(V _{SS} - V _{BB} ≥ 4V) -0.3V to +20V
Data Out Current 50mA
Power Dissipation 1.0W

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]


T_A = 0°C to 70°C, V_{DD} = 12V ±10%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. ^[3]	Max.			
I _{LI}	Input Load Current (any input)		0.1	10	μA	V _{IN} =V _{SS} to 7.0V, V _{BB} =-5.0V	
I _{LO}	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V _{IH} , V _{OUT} = 0 to 5.5V	
I _{DD1}	V _{DD} Supply Current, Standby			1.5	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V _{IH}	4
I _{BB1}	V _{BB} Supply Current, Standby		1.0	50	μA		
I _{CC1}	V _{CC} Supply Current, Output Deselected		0.1	10	μA	$\overline{\text{CAS}}$ at V _{IH}	5
I _{DD2}	V _{DD} Supply Current, Operating			35	mA	2109-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				33	mA	2109-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{BB2}	V _{BB} Supply Current, Operating, $\overline{\text{RAS}}$ -Only Refresh, Page Mode		150	300	μA	T _A = 0°C	
I _{DD3}	V _{DD} Supply Current, $\overline{\text{RAS}}$ -Only Refresh			27	mA	2109-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				26	mA	2109-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	$\overline{\text{CAS}}$ at V _{IL} , $\overline{\text{RAS}}$ at V _{IH}	
V _{IL}	Input Low Voltage (all inputs)	-1.0		0.8	V		
V _{IH}	Input High Voltage (all inputs)	2.4		6.0	V		
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -5mA	4

NOTES:

- All voltages referenced to V_{SS}.
- No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.
- Typical values are for T_A = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I_{CC} is dependent on output loading when the device output is selected. V_{CC} is connected to the output buffer only. V_{CC} may be reduced to V_{SS} without affecting refresh operation or maintenance of internal device data.

TYPICAL SUPPLY CURRENT WAVEFORMS



RAM

Typical power supply current waveforms vs. time are shown for the $\overline{\text{RAS}}/\overline{\text{CAS}}$ timings of Read/Write, Read/Write (Long $\overline{\text{RAS}}/\overline{\text{CAS}}$), and $\overline{\text{RAS}}$ -only refresh cycles. I_{DD} and I_{BB} current transients at the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I_{DD1} , I_{DD2} , and I_{DD3} is related by a common point at $V_{DD} = 12.0\text{V}$ and $T_A = 25^\circ\text{C}$ for two given t_{RAS} pulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE ⁽¹⁾

$T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

Symbol	Parameter	Typ.	Max.	Unit
C _{I1}	Address, Data In	3	5	pF
C _{I2}	$\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance	4	7	pF
C _{I3}	$\overline{\text{CAS}}$ Capacitance	6	10	pF
C _O	Data Output Capacitance	4	7	pF

NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V}$$

with ΔV equal to 3 volts and power supplies at nominal levels.

2109 FAMILY

A.C. CHARACTERISTICS ^[1,2,3]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

Symbol	Parameter	2109-3 S6000,S6001		2109-4 S6002,S6003		Unit	Notes
		Min.	Max.	Min.	Max.		
t _{RAC}	Access Time From $\overline{\text{RAS}}$	200		250		ns	4,5
t _{CAC}	Access Time From $\overline{\text{CAS}}$	135		165		ns	4,5,6
t _{REF}	Time Between Refresh	2		2		ms	
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	120		150		ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time (non-page cycles)	25		25		ns	
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	-20		-20		ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	25	65	35	85	ns	7
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	135		165		ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	200		250		ns	
t _{ASR}	Row Address Set-Up Time	0		0		ns	
t _{RAH}	Row Address Hold Time	25		35		ns	
t _{ASC}	Column Address Set-Up Time	-10		-10		ns	
t _{CAH}	Column Address Hold Time	55		75		ns	
t _{AR}	Column Address Hold Time, to $\overline{\text{RAS}}$	120		160		ns	
t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t _{OFF}	Output Buffer Turn Off Delay	0	60	0	70	ns	

READ AND REFRESH CYCLES

t _{RC}	Random Read Cycle Time	375		410		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	200	10000	250	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	135	10000	165	10000	ns	
t _{RCS}	Read Command Set-Up Time	0		0		ns	
t _{RCH}	Read Command Hold Time	0		0		ns	

WRITE CYCLE

t _{RC}	Random Write Cycle Time	375		410		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	200	10000	250	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	135	10000	165	10000	ns	
t _{WCS}	Write Command Set-Up Time	-20		-20		ns	9
t _{WCH}	Write Command Hold Time	55		75		ns	
t _{WCR}	Write Command Hold Time, to $\overline{\text{RAS}}$	120		160		ns	
t _{WCP}	Write Command Pulse Width	55		75		ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	80		100		ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	80		100		ns	
t _{DS}	Data-In Set-Up Time	0		0		ns	
t _{DH}	Data-In Hold Time	55		75		ns	
t _{DHR}	Data-In Hold Time, to $\overline{\text{RAS}}$	120		160		ns	


READ-MODIFY-WRITE CYCLE

t _{RWC}	Read-Modify-Write Cycle Time	375		475		ns	
t _{RRW}	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	245	10000	305	10000	ns	
t _{CRW}	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	180	10000	230	10000	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	160		200		ns	9
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	95		125		ns	9


Notes: See following page for A.C. Characteristics Notes.

WAVEFORMS

READ CYCLE



WRITE CYCLE



- NOTES:
- 1, 2. $V_{IH\ MIN}$ AND $V_{IL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. $V_{OH\ MIN}$ AND $V_{OL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq |I_{OL}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).


A.C. CHARACTERISTICS NOTES (From Previous Page)

1. All voltages referenced to V_{SS} .
2. Eight cycles are required after power-up or prolonged periods (greater than 2ms) of \overline{RAS} inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
3. A.C. Characteristics assume $t_t = 5ns$.
4. Assume that $t_{RCD} \leq t_{RC}(\max.)$. If t_{RCD} is greater than $t_{RC}(\max.)$ then t_{RAC} will increase by the amount that t_{RCD} exceeds $t_{RC}(\max.)$.
5. Load = 2 TTL loads and 100pF.
6. Assumes $t_{RCD} \geq t_{RC}(\max.)$.
7. $t_{RCD}(\max.)$ is specified as a reference point only; if t_{RCD} is less than $t_{RCD}(\max.)$ access time is t_{RAC} , if t_{RCD} is greater than $t_{RCD}(\max.)$ access time is $t_{RCD} + t_{CAC}$.
8. t_t is measured between $V_{IH}(\min.)$ and $V_{IL}(\max.)$.
9. t_{WCS} , t_{CWP} and t_{RWD} are specified as reference points only. If $t_{WCS} \geq t_{WCS}(\min.)$ the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{CWP} \geq t_{CWP}(\min.)$ and $t_{RWD} \geq t_{RWD}(\min.)$, the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.


RAM

WAVEFORMS


READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES:
- 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq |I_{OL}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).


TYPICAL CHARACTERISTICS [1]

RAM


GRAPH 1
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{DD}




GRAPH 2
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{BB}




GRAPH 3
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{CC}




GRAPH 4
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. AMBIENT TEMPERATURE




GRAPH 5
TYPICAL STANDBY CURRENT
 I_{DD1} VS. V_{DD}




GRAPH 6
TYPICAL STANDBY CURRENT
 I_{DD1} VS. AMBIENT TEMPERATURE




GRAPH 7
TYPICAL OPERATING CURRENT
 I_{DD2} VS. t_{RC}



GRAPH 8
TYPICAL OPERATING CURRENT
 I_{DD2} VS. V_{DD}



GRAPH 9
TYPICAL OPERATING CURRENT
 I_{DD2} VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.


TYPICAL CHARACTERISTICS ^[1]

RAM


GRAPH 10
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. t_{RC}




GRAPH 11
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. V_{DD}




GRAPH 12
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. AMBIENT TEMPERATURE




GRAPH 13
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. t_{PC}




GRAPH 14
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. V_{DD}




GRAPH 15
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. AMBIENT TEMPERATURE



GRAPH 16
TYPICAL OUTPUT SOURCE CURRENT
I_{OH} VS. OUTPUT VOLTAGE V_{OH}



GRAPH 17
TYPICAL OUTPUT SINK CURRENT
I_{OL} VS. OUTPUT VOLTAGE V_{OL}



NOTES:

1. The cycle time, V_{DD} supply voltage, and ambient temperature dependence of I_{DD1}, I_{DD2}, I_{DD3} and I_{DD4} is shown in related graphs. Common points of related curves are indicated:

- I_{DD1} @ V_{DD} = 13.2V, T_A = 0°C
- I_{DD2} or I_{DD3} @ t_{RAS} = 200ns, t_{RC} = 375ns, V_{DD} = 12.0V, T_A = 25°C
- ▲ I_{DD2} or I_{DD3} @ t_{RAS} = 500ns, t_{RC} = 750ns, V_{DD} = 12.0V, T_A = 25°C
- I_{DD4} @ t_{CAS} = 135ns, t_{PC} = 225ns, V_{DD} = 12.0V, T_A = 25°C
- △ I_{DD4} @ t_{CAS} = 350ns, t_{PC} = 500ns, V_{DD} = 12.0V, T_A = 25°C

The typical I_{DD} current for a given combination of cycle time, V_{DD} supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

D.C. AND A.C. CHARACTERISTICS, PAGE MODE ^[7,8,11]

T_A = 0°C to 70°C, V_{DD} = 12V±10%, V_{CC} = 5V±10%, V_{BB} = -5V±10%, V_{SS} = 0V, unless otherwise noted.

For Page Mode Operation order: 2109-3* S6064, S6065 or 2109-4* S6066, S6067.


Symbol	Parameter	2109-3 S6064, S6065		2109-4 S6066, S6067		Unit	Notes
		Min.	Max.	Min.	Max.		
t _{PC}	Page Mode Read or Write Cycle	225		275		ns	
t _{PCM}	Page Mode Read Modify Write	270		340		ns	
t _{CP}	CAS Precharge Time, Page Cycle	80		100		ns	
t _{RPM}	RAS Pulse Width, Page Mode	200	10,000	250	10,000	ns	
t _{CAS}	CAS Pulse Width	135	10,000	165	10,000	ns	
I _{DD4}	V _{DD} Supply Current Page Mode, Minimum t _{PC} , Minimum t _{CAS}		30		26	mA	9

*S6064, S6066: A6 at VIH during Row Address Valid.

S6065, S6067: A6 at VIL during Row Address Valid.

WAVEFORMS


PAGE MODE READ CYCLE



- NOTES: 1,2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3,4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}.
 5. t_{OFF} IS MEASURED TO I_{OUT} ≤ I_{LO1}.
 6. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST.
 7. ALL VOLTAGES REFERENCED TO V_{SS}.
 8. AC CHARACTERISTIC ASSUME t_T = 5ns.
 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
 10. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).
 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2109-3, S6064 OR S6065 WILL OPERATE AS A 2109-3).




PAGE MODE WRITE CYCLE



RAM

PAGE MODE READ-MODIFY-WRITE CYCLE



- NOTES: 1,2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3,4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} < |I_{LO}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

APPLICATIONS

The 2109 is packaged in a standard 16-pin DIP by multiplexing 14 address bits onto 7 input pins (A₀-A₆). The 7 bit address words are latched into the 2109 by two TTL clocks, Row Address Strobe ($\overline{\text{RAS}}$) and Column Address Strobe ($\overline{\text{CAS}}$). Since the 2109 is an 8K memory device, only 13 of the 14 address bits are required and the 14th address bit must be at V_{IH} (for S6000, S6002, S6064 or S6066) or V_{IL} (for S6001, S6003, S6065 or S6067) during Row Address Valid. This means it is not possible to simply tie input pin A₆ high or low, since it supplies two system addresses to the memory array. Input pin A₆ must be at the appropriate level (determined by the "S"-specification) during the row address valid period and then changed to the proper high order address during the column address valid period.

READ CYCLE

A Read cycle is performed by maintaining Write Enable ($\overline{\text{WE}}$) high during a $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC}, is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from $\overline{\text{RAS}}$, t_{RAC}, and access time from $\overline{\text{CAS}}$, t_{CAC}, are device parameters. Row to column address strobe delay time, t_{RCD}, are system dependent timing parameters. For example, substituting the device parameters of the 2109-3 yields:

$$3. t_{ACC} = t_{RAC} = 200\text{nsec for } 25\text{nsec} \leq t_{RCD} \leq 65\text{nsec} \text{ OR}$$

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135 \text{ for } t_{RCD} > 65\text{nsec}$$

Note that if $25\text{nsec} \leq t_{RCD} \leq 65\text{nsec}$ device access time is determined by equation 3 and is equal to t_{RAC}. If t_{RCL} > 65nsec, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of $\overline{\text{CAS}}$ can occur without affecting access time is provided to allow for system timing skew in the generation of $\overline{\text{CAS}}$.

REFRESH CYCLES

Each of the 64 rows of the 2109 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. $\overline{\text{RAS}}$ -only Cycle

refreshes the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. A₆ must be held at the proper level (V_{IH} or V_{IL} depending on specification) to perform 64 cycle refresh operation, but may be driven high and low for 128 cycle $\overline{\text{RAS}}$ -only refresh without affecting device data retention. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

$\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ TIMING

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving $\overline{\text{RAS}}$ and/or $\overline{\text{CAS}}$ low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, t_{RP}, has been met.

DATA OUTPUT OPERATION


The 2109 Data Output (D_{OUT}), which has three-state capability, is controlled by $\overline{\text{CAS}}$. During $\overline{\text{CAS}}$ high state ($\overline{\text{CAS}}$ at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2109 Data Output Operation for Various Types of Cycles

Type of Cycle	D _{OUT} State
Read Cycle	Data From Addressed Memory Cell
Fast Write Cycle	HI-Z
$\overline{\text{RAS}}$ -Only Refresh Cycle	HI-Z
$\overline{\text{CAS}}$ -Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2109 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a " $\overline{\text{RAS}}$ -Only" refresh cycle, but with $\overline{\text{CAS}}$ held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2109 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock, such as $\overline{\text{RAS}}$ -Only refresh) prior to normal operation.


RAM

POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a 0.1 μ F ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μ F ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μ F tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2109 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2109's (typically 100 μ A or less total). Intel recommends that a 0.1 or 0.01 μ F ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD}, V_{BB}, and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.




DECOUPLING CAPACITORS
 D = 0.1 μ F TO V_{DD} TO V_{SS}
 B = 0.1 μ F V_{BB} TO V_{SS}
 C = 0.01 μ F V_{CC} TO V_{SS}

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL AND HORIZONTAL GRIDDING ON ALL POWER SUPPLIES.

8K UPGRADE FOR 4K SYSTEMS

The 2109 can be used to upgrade existing 4K (Intel 2104A) memory systems with minimal redesign. The 2109 maintains many of the features of the 4K RAMs. For example, the latched data output of the 4Ks can be emulated by holding $\overline{\text{CAS}}$ low to maintain data out valid. Hidden refresh capability for the 4Ks is also maintained with the 2109. The 64 cycle refresh operation of the 2109 makes it compatible with 4K systems.

To upgrade a 4K system to accept the 2109, an extra memory address multiplexer must be implemented to replace the Chip Select ($\overline{\text{CS}}$) input of the 4Ks. The replacement circuitry is shown in the figure below, and involves some gating to control the output of the multiplexer during row and column address valid periods and also some control to handle the multiplexer during refresh operation.





2111A/8111A-4*

256 x 4 BIT STATIC RAM

RAM

2111A-2	250 ns Max.
2111A	350 ns Max.
2111A-4	450 ns Max.

- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Output
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Fully Decoded: On Chip Address Decode
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 18 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150 mW
- Three-State Output: OR-Tie Capability

The Intel® 2111A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


The 2111A is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (\overline{CE}) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel® 2111A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


PIN CONFIGURATION




PIN NAMES

A ₀ -A ₇	ADDRESS INPUTS
OD	OUTPUT DISABLE
R/W	READ/WRITE INPUT
CE ₁	CHIP ENABLE 1
CE ₂	CHIP ENABLE 2
I/O ₁ -I/O ₄	DATA INPUT/OUTPUT

LOGIC SYMBOL



BLOCK DIAGRAM



*All 8111A-4 specifications are identical to the 2111A-4 specifications.

RAM

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -10°C to 80°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

**COMMENT:*


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
I_{LI}	Input Load Current		1	10	μA	$V_{IN} = 0$ to 5.25V
I_{LOH}	I/O Leakage Current		1	10	μA	Output Disabled, $V_{I/O} = 4.0\text{V}$
I_{LOL}	I/O Leakage Current		-1	-10	μA	Output Disabled, $V_{I/O} = 0.45\text{V}$
I_{CC1}	Power Supply		35	55	mA	$V_{IN} = 5.25\text{V}$ $I_{I/O} = 0\text{mA}$, $T_A = 25^\circ\text{C}$
	Current	2111A, 2111A-4	2111A-2	45		
I_{CC2}	Power Supply			60	mA	$V_{IN} = 5.25\text{V}$ $I_{I/O} = 0\text{mA}$, $T_A = 0^\circ\text{C}$
	Current	2111A, 2111A-4	2111A-2			
V_{IL}	Input Low Voltage	-0.5		0.8	V	
V_{IH}	Input High Voltage	2.0		V_{CC}	V	
V_{OL}	Output Low Voltage			0.45	V	$I_{OL} = 2.0\text{mA}$
V_{OH}	Output High		2.4		V	$I_{OH} = -200\mu\text{A}$
	Voltage	2111A, 2111A-2	2111A-4	2.4	V	$I_{OH} = -150\mu\text{A}$

OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

RAM

A.C. CHARACTERISTICS FOR 2111A-2 (250 ns ACCESS TIME)

READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	250			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			250	ns	
t_{CO}	Chip Enable To Output			180	ns	
t_{OD}	Output Disable To Output			130	ns	
$t_{DF}^{[3]}$	Data Output to High Z State	0		180	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	170			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	150			ns	
t_{DW}	Data Setup	150			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	150			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

CAPACITANCE^[2] $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$


Symbol	Test	Limits (pF)	
		Typ. ^[1]	Max.
C_{IN}	Input Capacitance (All Input Pins) $V_{IN} = 0\text{V}$	4	8
$C_{I/O}$	I/O Capacitance $V_{I/O} = 0\text{V}$	10	15

WAVEFORMS

READ CYCLE



WRITE CYCLE



- NOTES:
1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. This parameter is periodically sampled and is not 100% tested.
 3. t_{DF} is with respect to the trailing edge of \overline{CE}_1 , \overline{CE}_2 , or OD, whichever occurs first.

2111A (350 ns ACCESS TIME)

A.C. CHARACTERISTICS

READ CYCLE $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V } \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	350			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			350	ns	
t_{CO}	Chip Enable To Output			240	ns	
t_{OD}	Output Disable To Output			180	ns	
$t_{DF}^{[2]}$	Data Output to High Z State	0		150	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	220			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	200			ns	
t_{DW}	Data Setup	200			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	200			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

2111A-4 (450 ns ACCESS TIME)

A.C. CHARACTERISTICS

READ CYCLE $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V } \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	450			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			450	ns	
t_{CO}	Chip Enable To Output			310	ns	
t_{OD}	Output Disable To Output			250	ns	
$t_{DF}^{[2]}$	Data Output to High Z State	0		200	ns	
t_{OH}	Previous Read Data Valid after change of Address	40			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	270			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW}	Write Delay	20			ns	
t_{CW}	Chip Enable To Write	250			ns	
t_{DW}	Data Setup	250			ns	
t_{DH}	Data Hold	0			ns	
t_{WP}	Write Pulse	250			ns	
t_{WR}	Write Recovery	0			ns	
t_{DS}	Output Disable Setup	20			ns	

NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. t_{DF} is with respect to the trailing edge of CE_1 , CE_2 , or OD , whichever occurs first.



2112A

256 X 4 BIT STATIC RAM

RAM

2112A-2	250 ns Max.
2112A	350 ns Max.
2112A-4	450 ns Max.

- **Single +5V Supply Voltage**
- **Directly TTL Compatible: All Inputs and Outputs**
- **Static MOS: No Clocks or Refreshing Required**
- **Simple Memory Expansion: Chip Enable Input**
- **Fully Decoded: On Chip Address Decode**
- **Inputs Protected: All Inputs Have Protection Against Static Charge**
- **Low Cost Packaging: 16 Pin Plastic Dual In-Line Configuration**
- **Low Power: Typically 150 mW**
- **Three-State Output: OR-Tie Capability**


The Intel® 2112A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2112A is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2112A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

A ₀ A ₇	ADDRESS INPUTS
\overline{WE}	WRITE ENABLE
\overline{CE}	CHIP ENABLE INPUT
I/O ₁ -I/O ₄	DATA INPUT/OUTPUT
V _{CC}	POWER (+5V)

BLOCK DIAGRAM



RAM

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -10°C to 80°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

**COMMENT:*

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
I _{LI}	Input Current		1	10	μA	V _{IN} = 0 to 5.25V
I _{LOH}	I/O Leakage Current		1	10	μA	Output Disabled, V _{I/O} =4.0V
I _{LOL}	I/O Leakage Current		-1	-10	μA	Output Disabled, V _{I/O} =0.45V
I _{CC1}	Power Supply Current	2112A, 2112A-4	35	55	mA	V _{IN} = 5.25V, I _{I/O} = 0mA T _A = 25°C
		2112A-2	45	65		
I _{CC2}	Power Supply Current	2112A, 2112A-4		60	mA	V _{IN} = 5.25V, I _{I/O} = 0mA T _A = 0°C
		2112A-2		70		
V _{IL}	Input "Low" Voltage	-0.5		0.8	V	
V _{IH}	Input "High" Voltage	2.0		V _{CC}	V	
V _{OL}	Output "Low" Voltage			+0.45	V	I _{OL} = 2.0 mA
V _{OH}	Output "High" Voltage	2112A, 2112A-2	2.4		V	I _{OH} = -200μA
		2112A-4	2.4		V	I _{OH} = -150μA

A.C. CHARACTERISTICS FOR 2112A-2

READ CYCLE T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t _{RC}	Read Cycle	250			ns	t _r , t _f = 20ns
t _A	Access Time			250	ns	Timing Reference = 1.5V Load = 1 TTL Gate and C _L = 100pF.
t _{CO}	Chip Enable To Output Time			180	ns	
t _{CD}	Chip Enable To Output Disable Time	0		120	ns	
t _{OH}	Previous Read Data Valid After Change of Address	40			ns	

READ CYCLE WAVEFORMS



CAPACITANCE ^[2] T_A = 25°C, f = 1 MHz

Symbol	Test	Limits (pF)	
		Typ. ^[1]	Max.
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8
C _{I/O}	I/O Capacitance V _{I/O} = 0V	10	15

NOTES:

1. Typical values are for T_A = 25°C and nominal supply voltage.
2. This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS FOR 2112A-2 (Continued)

WRITE CYCLE #1 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	200			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW1}	Address To Write Setup Time	20			ns	
t_{DW1}	Write Setup Time	180			ns	
t_{WP1}	Write Pulse Width	180			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable To Write Setup Time	180			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	320			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW2}	Address To Write Setup Time	20			ns	
t_{DW2}	Write Setup Time	180			ns	
t_{WD2}	Write To Output Disable Time	120			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

WRITE CYCLE WAVEFORMS

WRITE CYCLE #1



WRITE CYCLE #2



NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

RAM

RAM

A.C. CHARACTERISTICS FOR 2112A

READ CYCLE $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	350			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			350	ns	
t_{CO}	Chip Enable To Output Time			240	ns	
t_{CD}	Chip Enable To Output Disable Time	0		200	ns	
t_{OH}	Previous Read Data Valid After Change of Address	40			ns	

WRITE CYCLE #1 $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	270			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW1}	Address To Write Setup Time	20			ns	
t_{DW1}	Write Setup Time	250			ns	
t_{WP1}	Write Pulse Width	250			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable to Write Setup Time	250			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	470			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW2}	Address To Write Setup Time	20			ns	
t_{DW2}	Write Setup Time	250			ns	
t_{WD2}	Write To Output Disable Time	200			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

A.C. CHARACTERISTICS FOR 2112A-4

READ CYCLE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	450			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_A	Access Time			450	ns	
t_{CO}	Chip Enable To Output Time			310	ns	
t_{CD}	Chip Enable To Output Disable Time	0		260	ns	
t_{OH}	Previous Read Data Valid After Change of Address	40			ns	

WRITE CYCLE #1 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC1}	Write Cycle	320			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW1}	Address To Write Setup Time	20			ns	
t_{DW1}	Write Setup Time	300			ns	
t_{WP1}	Write Pulse Width	300			ns	
t_{CS1}	Chip Enable Setup Time	0			ns	
t_{CH1}	Chip Enable Hold Time	0			ns	
t_{WR1}	Write Recovery Time	0			ns	
t_{DH1}	Data Hold Time	0			ns	
t_{CW1}	Chip Enable to Write Setup Time	300			ns	

WRITE CYCLE #2 $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
t_{WC2}	Write Cycle	580			ns	$t_r, t_f = 20\text{ns}$ Input Levels = 0.8V or 2.0V Timing Reference = 1.5V Load = 1 TTL Gate and $C_L = 100\text{pF}$.
t_{AW2}	Address To Write Setup Time	20			ns	
t_{DW2}	Write Setup Time	300			ns	
t_{WD2}	Write To Output Disable Time	260			ns	
t_{CS2}	Chip Enable Setup Time	0			ns	
t_{CH2}	Chip Enable Hold Time	0			ns	
t_{WR2}	Write Recovery Time	0			ns	
t_{DH2}	Data Hold Time	0			ns	

NOTE: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.

RAM



2114 1024 X 4 BIT STATIC RAM

RAM

	2114-2	2114-3	2114	2114L2	2114L3	2114L
Max. Access Time (ns)	200	300	450	200	300	450
Max. Power Dissipation (mw)	525	525	525	370	370	370

- High Density 18 Pin Package
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- Pin-Out Compatible with 3605 and 3625 Bipolar PROMs


The Intel® 2114 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The 2114 is placed in an 18-pin package for the highest possible density.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are or-tied.

The 2114 is fabricated with Intel's N-channel Silicon-Gate technology — a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

A ₀ –A ₉	ADDRESS INPUTS	V _{CC} POWER (+5V)
\overline{WE}	WRITE ENABLE	GND GROUND
\overline{CS}	CHIP SELECT	
I/O ₁ –I/O ₄	DATA INPUT/OUTPUT	

○ = PIN NUMBERS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.0W
D.C. Output Current	5mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5V ± 5%, unless otherwise noted.

SYMBOL	PARAMETER	2114-2, 2114-3, 2114		2114L2, 2114L3, 2114L			UNIT	CONDITIONS
		Min.	Typ. ^[1] Max.	Min.	Typ. ^[1] Max.	Max.		
I _{LI}	Input Load Current (All Input Pins)		10			10	μA	V _{IN} = 0 to 5.25V
I _{LO}	I/O Leakage Current		10			10	μA	\overline{CS} = 2.4V, V _{I/O} = 0.4V to V _{CC}
I _{CC1}	Power Supply Current		80	95		65	mA	V _{IN} = 5.25V, I _{I/O} = 0 mA, T _A = 25°C
I _{CC2}	Power Supply Current			100		70	mA	V _{IN} = 5.25V, I _{I/O} = 0 mA, T _A = 0°C
V _{IL}	Input Low Voltage	-0.5	0.8	-0.5		0.8	V	
V _{IH}	Input High Voltage	2.0	6.0	2.0		6.0	V	
I _{OL}	Output Low Current	2.1	6.0	2.1	6.0		mA	V _{OL} = 0.4V
I _{OH}	Output High Current	-1.0	-1.4		-1.0	-1.4	mA	V _{OH} = 2.4V
I _{OS} ^[2]	Output Short Circuit Current			40		40	mA	

NOTE: 1. Typical values are for T_A = 25°C and V_{CC} = 5.0V.
 2. Duration not to exceed 30 seconds.

CAPACITANCE

T_A = 25°C, f = 1.0 MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS
C _{I/O}	Input/Output Capacitance	5	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance	5	pF	V _{IN} = 0V

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0.8 Volt to 2.4 Volt
Input Rise and Fall Times	10 nsec
Input and Output Timing Levels	1.5 Volts
Output Load	1 TTL Gate and C _L = 100 pF

TEST NOTE: This circuit employs a self starting oscillator and a charge pump which require a certain amount of time after POWER ON to start functioning properly. This 2J14 circuit is conservatively specified as requiring 500 μsec after V_{CC} reaches its specified limits (4.75V).

2115A, 2125A FAMILY HIGH SPEED 1K X 1 BIT STATIC RAM

RAM

	2115AL 2125AL	2115A 2125A	2115AL-2 2125AL-2	2115A-2 2125A-2
Max. T _{AA} (ns)	45	45	70	70
Max. I _{CC} (mA)	75	125	75	125

- H MOS Technology
- Pin Compatible To 93415A (2115A) And 93425A (2125A)
- Fan-Out Of 10 TTL (2115A Family) -- 16mA Output Sink Current
- Low Operating Power Dissipation --Max. 0.39mW/Bit (2115AL, 2125AL)
- TTL Inputs And Outputs
- Single +5V Supply
- Uncommitted Collector (2115A) And Three-State (2125A) Output
- Standard 16-Pin Dual In-Line Package


The Intel® 2115A and 2125A families are high-speed, 1024 words by 1 bit random access memories. Both open collector (2115A) and three-state output (2125A) are available. The 2115A and 2125A use fully DC stable (static) circuitry throughout — in both the array and the decoding and, therefore, require no clocks or refreshing to operate. The data is read out non-destructively and has the same polarity as the input data.

The 2115AL/2125AL at 45 ns maximum access time and the 2115AL-2/2125AL-2 at 70 ns maximum access time are fully compatible with the industry-produced 1K bipolar RAMs, yet offer a 50% reduction in power of their bipolar equivalents. The power dissipation of the 2115AL/2125AL and 2115AL-2/2125AL-2 is 394 mW maximum as compared to 814 mW maximum of their bipolar equivalents. For systems already designed for 1K bipolar RAMs, the 2115A/2125A and the 2115A-2/2125A-2 at 45 ns and 70 ns maximum access times, respectively, offer complete compatibility with a 20% reduction in maximum power dissipation.


The devices are directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate select (\overline{CS}) lead allows easy selection of an individual package when outputs are OR-tied.

The 2115A and 2125A families are fabricated with HMOS, Intel's High Speed N-channel MOS Silicon Gate Technology.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

CS	CHIP SELECT
A ₀ TO A ₉	ADDRESS INPUTS
WE	WRITE ENABLE
D _{IN}	DATA INPUT
D _{OUT}	DATA OUTPUT

BLOCK DIAGRAM



TRUTH TABLE

INPUTS	OUTPUT 2115A FAMILY	OUTPUT 2125A FAMILY	MODE
CS WE D _{IN}	D _{OUT}	D _{OUT}	
H X X	HIGH Z	HIGH Z	NOT SELECTED
L L L	HIGH Z	HIGH Z	WRITE "0"
L L H	HIGH Z	HIGH Z	WRITE "1"
L H X	D _{OUT}	D _{OUT}	READ

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias -10°C to +85°C
 Storage Temperature -65°C to +150°C
 All Output or Supply Voltages. -0.5V to +7V
 All Input Voltages. -0.5V to +5.5V
 D.C. Output Current 20 mA

**COMMENT:* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS^[1,2]

V_{CC} = 5V ±5%, T_A = 0°C to 75°C

Symbol	Test	Min.	Typ.	Max.	Unit	Conditions
V _{OL1}	2115A Family Output Low Voltage			0.45	V	I _{OL} = 16 mA
V _{OL2}	2125A Family Output Low Voltage			0.45	V	I _{OL} = 7 mA
V _{IH}	Input High Voltage	2.1			V	
V _{IL}	Input Low Voltage			0.8	V	
I _{IL}	Input Low Current		-0.1	-40	μA	V _{CC} = Max., V _{IN} = 0.4V
I _{IH}	Input High Current		0.1	40	μA	V _{CC} = Max., V _{IN} = 4.5V
I _{CEX}	2115A Family Output Leakage Current		0.1	100	μA	V _{CC} = Max., V _{OUT} = 4.5V
I _{OFF}	2125A Family Output Current (High Z)		0.1	50	μA	V _{CC} = Max., V _{OUT} = 0.5V/2.4V
I _{OS} ^[3]	2125A Family Current Short Circuit to Ground			-100	mA	V _{CC} = Max.
V _{OH}	Family Output High Voltage	2.4			V	I _{OH} = -3.2 mA
I _{CC}	Power Supply Current: I _{CC1} : 2115AL, 2115AL-2, 2125AL, 2125AL-2		60	75	mA	All Inputs Grounded, Output Open
	I _{CC2} : 2115A, 2115A-2, 2125A, 2125A-2		100	125	mA	

NOTES:

- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperature are:
 θ_{JA} (@ 400 fPM air flow) = 45°C/W
 θ_{JA} (still air) = 60°C/W
 θ_{JC} = 25°C/W
- Typical limits are at V_{CC} = 5V, T_A = +25°C, and maximum loading.
- Duration of short circuit current should not exceed 1 second.

RAM

2115A, 2125A FAMILY

2115A FAMILY A.C. CHARACTERISTICS^[1,2] $V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $75^\circ C$



READ CYCLE

Symbol	Test	2115AL Limits			2115A Limits			2115AL-2 Limits			2115A-2 Limits			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{ACS}	Chip Select Time	5	15	30	5	15	30	5	15	30	5	15	40	ns
t_{RCS}	Chip Select Recovery Time		10	30		10	30		10	30		10	40	ns
t_{AA}	Address Access Time		30	45		30	45		40	70		40	70	ns
t_{OH}	Previous Read Data Valid After Change of Address	10			10			10			10			ns


WRITE CYCLE

Symbol	Test	Min. Typ. Max.			Min. Typ. Max.			Min. Typ. Max.			Min. Typ. Max.			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{WS}	Write Enable Time		10	25		10	30		10	25		10	40	
t_{WR}	Write Recovery Time	0		25	0		30	0		25	0		45	ns
t_W	Write Pulse Width	30	20		30	10		30	15		50	15		ns
t_{WSD}	Data Set-Up Time Prior to Write	0	-5		5	-5		0	-5		5	-5		ns
t_{WHD}	Data Hold Time After Write	5	0		5	0		5	0		5	0		ns
t_{WSA}	Address Set-Up Time	5	0		5	0		5	0		15	0		ns
t_{WHA}	Address Hold Time	5	0		5	0		5	0		5	0		ns
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0		5	0		5	0		ns
t_{WHCS}	Chip Select Hold Time	5	0		5	0		5	0		5	0		ns


A.C. TEST CONDITIONS




READ CYCLE



PROPAGATION DELAY FROM CHIP SELECT



WRITE CYCLE



(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)

2115A, 2125A FAMILY

2125A FAMILY A.C. CHARACTERISTICS^[1,2] $V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ C$ to $75^\circ C$

READ CYCLE



Symbol	Test	2125AL Limits			2125A Limits			2125AL-2 Limits			2125A-2 Limits			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{ACS}	Chip Select Time	5	15	30	5	15	30	5	15	30	5	15	40	ns
t_{ZRCS}	Chip Select to HIGH Z	10	30		10	30		10	30		10	40		ns
t_{AA}	Address Access Time	30	45		30	45		40	70		40	70		ns
t_{OH}	Previous Read Data Valid After Change of Address	10			10			10			10			ns

RAM


WRITE CYCLE

Symbol	Test	Min. Typ. Max.			Min. Typ. Max.			Min. Typ. Max.			Min. Typ. Max.			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{ZWS}	Write Enable to HIGH Z		10	25		10	30		10	25		10	40	ns
t_{WR}	Write Recovery Time	0		25	0		30	0		25	0		45	ns
t_W	Write Pulse Width	30	20		30	10		30	10		50	15		ns
t_{WSD}	Data Set-Up Time Prior to Write	0	-5		5	-5		0	-5		5	-5		ns
t_{WHD}	Data Hold Time After Write	5	0		5	0		5	0		5	0		ns
t_{WSA}	Address Set-Up Time	5	0		5	0		5	0		15	0		ns
t_{WHA}	Address Hold Time	5	0		5	0		5	0		5	0		ns
t_{WSCS}	Chip Select Set-Up Time	5	0		5	0		5	0		5	0		ns
t_{WHCS}	Chip Select Hold Time	5	0		5	0		5	0		5	0		ns


A.C. TEST CONDITIONS




READ CYCLE



PROPAGATION DELAY FROM CHIP SELECT





WRITE CYCLE




(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)

2115A, 2125A FAMILY

2125A FAMILY WRITE ENABLE TO HIGH Z DELAY



2125A FAMILY PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z






(ALL t_{ZXXX} PARAMETERS ARE MEASURED AT A DELTA OF 0.5V FROM THE LOGIC LEVEL AND USING LOAD 1.)

2115A/2125A FAMILY CAPACITANCE* $V_{CC}=5V, f=1\text{ MHz}, T_A=25^\circ\text{C}$

SYMBOL	TEST	2115A Family LIMITS		2125A Family LIMITS		UNITS	TEST CONDITIONS
		TYP.	MAX.	TYP.	MAX.		
C_I	Input Capacitance	3	5	3	5	pF	All Inputs = 0V, Output Open
C_O	Output Capacitance	5	8	5	8	pF	$\overline{CS} = 5V$, All Other Inputs = 0V, Output Open

*This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS





ADVANCE INFORMATION
 Characteristics are subject to change without notice.

2115H, 2125H FAMILY HIGH SPEED 1K x 1 BIT STATIC RAM

RAM


- HMOS II Technology
- 25-35ns Maximum Access Time
- 125mA Maximum I_{CC}
- Pin Compatible to 93415A (2115H) and 93425A (2125H)
- TTL Inputs and Outputs
- Single +5V Supply
- Uncommitted Collector (2115H) and Three-State (2125H) Output
- Standard 16-Pin Dual In-Line Package

The Intel® 2115H and 2125H families are high-speed, 1024 words by 1 bit random access memories. Both open collector (2115H), and three-state output (2125H) are available. The 2115H and 2125H use fully DC stable (static) circuitry throughout — in both the array and the decoding and, therefore, require no clocks or refreshing to operate. The data is read out non-destructively and has the same polarity as the input data.


The 2115H and 2125H families are fully compatible with 1K Bipolar Static RAMs yet offer significant reductions in power. The devices are directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate select (CS) lead allows easy selection of an individual package when outputs are OR-tied.

The 2115H and 2125H families are fabricated with Intel's N-channel HMOS II Silicon Gate Technology.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

CS	CHIP SELECT
A ₀ TO A ₉	ADDRESS INPUTS
WE	WRITE ENABLE
D _{IN}	DATA INPUT
D _{OUT}	DATA OUTPUT

TRUTH TABLE

INPUTS	OUTPUT 2115H FAMILY	OUTPUT 2125H FAMILY	MODE
CS WE D _{IN}	D _{OUT}	D _{OUT}	
H X X	HIGH Z	HIGH Z	NOT SELECTED
L L L	HIGH Z	HIGH Z	WRITE "0"
L L H	HIGH Z	HIGH Z	WRITE "1"
L H X	D _{OUT}	D _{OUT}	READ



2117 FAMILY

16,384 x 1 BIT DYNAMIC RAM

RAM

	2117-2	2117-3	2117-4
Maximum Access Time (ns)	150	200	250
Read, Write Cycle (ns)	320	375	410
Read-Modify-Write Cycle (ns)	330	375	475

- Industry Standard 16-Pin Configuration
- $\pm 10\%$ Tolerance on All Power Supplies:
+12V, +5V, -5V
- Low Power: 462mW Max. Operating,
20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks,
TTL Compatible
- Non-Latched Output is Three-State,
TTL Compatible
- \overline{RAS} Only Refresh
- 128 Refresh Cycles
Required Every 2ms
- Page Mode Capability
- \overline{CAS} Controlled Output
Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.



The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and $\pm 10\%$ tolerance on all power supplies contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (\overline{RAS}) and Column Address Strobe (\overline{CAS}). Non-critical timing requirements for \overline{RAS} and \overline{CAS} allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by \overline{CAS} , independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2117 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing \overline{RAS} -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A_0 through A_6 during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.


PIN CONFIGURATION LOGIC SYMBOL



PIN NAMES

A_0 - A_6	ADDRESS INPUTS	WE	WRITE ENABLE
\overline{CAS}	COLUMN ADDRESS STROBE	V_{BB}	POWER (-5V)
D_{IN}	DATA IN	V_{CC}	POWER (+5V)
D_{OUT}	DATA OUT	V_{DD}	POWER (+12V)
\overline{RAS}	ROW ADDRESS STROBE	V_{SS}	GROUND

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature -65°C to +150°C
Voltage on Any Pin Relative to V _{BB}	
(V _{SS} - V _{BB} ≥ 4V) -0.3V to +20V
Data Out Current 50mA
Power Dissipation 1.0W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]

T_A = 0°C to 70°C, V_{DD} = 12V ±10%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, unless otherwise noted.


Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. ^[3]	Max.			
I _{LI}	Input Load Current (any input)		0.1	10	μA	V _{IN} =V _{SS} to 7.0V, V _{BB} =-5.0V	
I _{LO}	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V _{IH} , V _{OUT} = 0 to 5.5V	
I _{DD1}	V _{DD} Supply Current, Standby			1.5	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V _{IH}	4
I _{BB1}	V _{BB} Supply Current, Standby		1.0	50	μA		
I _{CC1}	V _{CC} Supply Current, Output Deselected		0.1	10	μA	$\overline{\text{CAS}}$ at V _{IH}	5
I _{DD2}	V _{DD} Supply Current, Operating			35	mA	2117-2, t _{RC} = 375ns, t _{RAS} = 150ns	4,6
				35	mA	2117-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				33	mA	2117-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{BB2}	V _{BB} Supply Current, Operating, RAS-Only Refresh, Page Mode		150	300	μA	T _A = 0°C	
I _{DD3}	V _{DD} Supply Current, $\overline{\text{RAS}}$ -Only Refresh			27	mA	2117-2, t _{RC} = 375ns, t _{RAS} = 150ns	4,6
				27	mA	2117-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				26	mA	2117-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	$\overline{\text{CAS}}$ at V _{IL} , $\overline{\text{RAS}}$ at V _{IH}	
V _{IL}	Input Low Voltage (all inputs)	-1.0		0.8	V		
V _{IH}	Input High Voltage (all inputs)	2.4		6.0	V		
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -5mA	4

NOTES:

- All voltages referenced to V_{SS}.
- No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.
- Typical values are for T_A = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I_{CC} is dependent on output loading when the device output is selected. V_{CC} is connected to the output buffer only. V_{CC} may be reduced to V_{SS} without affecting refresh operation or maintenance of internal device data.
- For the 2117-2 at t_{RC} = 320ns, t_{RAS} = 150ns, I_{DD2} max. is 45mA and I_{DD3} max. is 31mA.

TYPICAL SUPPLY CURRENT WAVEFORMS

RAM



Typical power supply current waveforms vs. time are shown for the $\overline{\text{RAS}}/\overline{\text{CAS}}$ timings of Read/Write, Read/Write (Long $\overline{\text{RAS}}/\overline{\text{CAS}}$), and $\overline{\text{RAS}}$ -only refresh cycles. I_{DD} and I_{BB} current transients at the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I_{DD1} , I_{DD2} , and I_{DD3} is related by a common point at $V_{DD} = 12.0\text{V}$ and $T_A = 25^\circ\text{C}$ for two given $\overline{\text{RAS}}$ pulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE^[1]

$T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

Symbol	Parameter	Typ.	Max.	Unit
C _{I1}	Address, Data In	3	5	pF
C _{I2}	$\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance	4	7	pF
C _{I3}	$\overline{\text{CAS}}$ Capacitance	6	10	pF
C _O	Data Output Capacitance	4	7	pF

NOTES:

- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V}$$
 with ΔV equal to 3 volts and power supplies at nominal levels.

2117 FAMILY

A.C. CHARACTERISTICS ^[1,2,3]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

Symbol	Parameter	2117-2		2117-3		2117-4		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{RAC}	Access Time From $\overline{\text{RAS}}$	150		200		250		ns	4,5
t _{CAC}	Access Time From $\overline{\text{CAS}}$	100		135		165		ns	4,5,6
t _{REF}	Time Between Refresh	2		2		2		ms	
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	100		120		150		ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time (non-page cycles)	25		25		25		ns	
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	-20		-20		-20		ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	25	65	35	85	ns	7
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	100		135		165		ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	150		200		250		ns	
t _{ASR}	Row Address Set-Up Time	0		0		0		ns	
t _{RAH}	Row Address Hold Time	20		25		35		ns	
t _{ASC}	Column Address Set-Up Time	-10		-10		-10		ns	
t _{CAH}	Column Address Hold Time	45		55		75		ns	
t _{AR}	Column Address Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	
t _t	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
t _{OFF}	Output Buffer Turn Off Delay	0	50	0	60	0	70	ns	

READ AND REFRESH CYCLES

t _{RC}	Random Read Cycle Time	320		375		410		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	150	10000	200	10000	250	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	100	10000	135	10000	165	10000	ns	
t _{RCS}	Read Command Set-Up Time	0		0		0		ns	
t _{RCH}	Read Command Hold Time	0		0		0		ns	

WRITE CYCLE

t _{RC}	Random Write Cycle Time	320		375		410		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	150	10000	200	10000	250	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	100	10000	135	10000	165	10000	ns	
t _{WCS}	Write Command Set-Up Time	-20		-20		-20		ns	9
t _{WCH}	Write Command Hold Time	45		55		75		ns	
t _{WCR}	Write Command Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	
t _{WP}	Write Command Pulse Width	45		55		75		ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	60		80		100		ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	60		80		100		ns	
t _{DS}	Data-In Set-Up Time	0		0		0		ns	
t _{DH}	Data-In Hold Time	45		55		75		ns	
t _{DHR}	Data-In Hold Time, to $\overline{\text{RAS}}$	95		120		160		ns	


READ-MODIFY-WRITE CYCLE

t _{RWC}	Read-Modify-Write Cycle Time	330		375		475		ns	
t _{RRW}	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	185	10000	245	10000	305	10000	ns	
t _{CRW}	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	135	10000	180	10000	230	10000	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	120		160		200		ns	9
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	70		95		125		ns	9


Notes: See following page for A.C. Characteristics Notes.

WAVEFORMS

READ CYCLE



WRITE CYCLE




- NOTES:
- $V_{IH\ MIN}$ AND $V_{IL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - $V_{OH\ MIN}$ AND $V_{OL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 - t_{OFF} IS MEASURED TO $I_{OUT} \leq I_{OL}$.
 - t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 - t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 - t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

A.C. CHARACTERISTICS NOTES (From Previous Page)


- All voltages referenced to V_{SS} .
- Eight cycles are required after power-up or prolonged periods (greater than 2ms) of \overline{RAS} inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- A.C. Characteristics assume $t_T = 5ns$.
- Assume that $t_{RCD} \leq t_{RCD\ (max.)}$. If t_{RCD} is greater than $t_{RCD\ (max.)}$ then t_{RAC} will increase by the amount that t_{RCD} exceeds $t_{RCD\ (max.)}$.
- Load = 2 TTL loads and 100pF.
- Assumes $t_{RCD} \geq t_{RCD\ (max.)}$.
- $t_{RCD\ (max.)}$ is specified as a reference point only; if t_{RCD} is less than $t_{RCD\ (max.)}$ access time is t_{RAC} , if t_{RCD} is greater than $t_{RCD\ (max.)}$ access time is $t_{RCD} + t_{CAC}$.
- t_T is measured between $V_{IH\ (min.)}$ and $V_{IL\ (max.)}$.
- t_{WCS} , t_{CWD} and t_{WPD} are specified as reference points only. If $t_{WCS} \geq t_{WCS\ (min.)}$ the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{CWD} \geq t_{CWD\ (min.)}$ and $t_{WPD} \geq t_{WPD\ (min.)}$, the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

WAVEFORMS


READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES:
- 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq I_{LO}$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

RAM


TYPICAL CHARACTERISTICS^[1]

RAM


GRAPH 1
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{DD}




GRAPH 2
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{BB}




GRAPH 3
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{CC}




GRAPH 4
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. AMBIENT TEMPERATURE




GRAPH 5
TYPICAL STANDBY CURRENT
 I_{DD1} VS. V_{DD}




GRAPH 6
TYPICAL STANDBY CURRENT
 I_{DD1} VS. AMBIENT TEMPERATURE




GRAPH 7
TYPICAL OPERATING CURRENT
 I_{DD2} VS. t_{RC}



GRAPH 8
TYPICAL OPERATING CURRENT
 I_{DD2} VS. V_{DD}



GRAPH 9
TYPICAL OPERATING CURRENT
 I_{DD2} VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.


RAM

TYPICAL CHARACTERISTICS ^[1]


GRAPH 10
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. t_{RC}




GRAPH 11
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. V_{DD}




GRAPH 12
TYPICAL RAS ONLY
REFRESH CURRENT
I_{DD3} VS. AMBIENT TEMPERATURE




GRAPH 13
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. t_{PC}




GRAPH 14
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. V_{DD}




GRAPH 15
TYPICAL PAGE MODE CURRENT
I_{DD4} VS. AMBIENT TEMPERATURE



GRAPH 16
TYPICAL OUTPUT SOURCE CURRENT
I_{OH} VS. OUTPUT VOLTAGE V_{OH}



GRAPH 17
TYPICAL OUTPUT SINK CURRENT
I_{OL} VS. OUTPUT VOLTAGE V_{OL}



NOTES:

1. The cycle time, V_{DD} supply voltage, and ambient temperature dependence of I_{DD1}, I_{DD2}, I_{DD3} and I_{DD4} is shown in related graphs. Common points of related curves are indicated:

- I_{DD1} @ V_{DD} = 13.2V, T_A = 0°C
- I_{DD2} or I_{DD3} @ t_{RAS} = 200ns, t_{RC} = 375ns, V_{DD} = 12.0V, T_A = 25°C
- ▲ I_{DD2} or I_{DD3} @ t_{RAS} = 500ns, t_{RC} = 750ns, V_{DD} = 12.0V, T_A = 25°C
- I_{DD4} @ t_{CAS} = 135ns, t_{PC} = 225ns, V_{DD} = 12.0V, T_A = 25°C
- △ I_{DD4} @ t_{CAS} = 350ns, t_{PC} = 500ns, V_{DD} = 12.0V, T_A = 25°C

The typical I_{DD} current for a given combination of cycle time, V_{DD} supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

APPLICATIONS

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during a $\overline{RAS}/\overline{CAS}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe delay time, t_{RCD} , are system dependent timing parameters. For example, substituting the device parameters of the 2117-3 yields:

$$3. t_{ACC} = t_{RAC} = 200\text{nsec} \leq t_{RCD} \leq 65\text{nsec} \text{ OR}$$

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135 \text{ for } t_{RCD} > 65\text{nsec}$$

Note that if $25\text{nsec} \leq t_{RCD} \leq 65\text{nsec}$ device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCD} > 65\text{nsec}$, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of \overline{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overline{CAS} .

REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. \overline{RAS} -only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

$\overline{RAS}/\overline{CAS}$ TIMING

\overline{RAS} and \overline{CAS} have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, t_{RP} , has been met.

DATA OUTPUT OPERATION


The 2117 Data Output (D_{OUT}), which has three-state capability, is controlled by \overline{CAS} . During \overline{CAS} high state (\overline{CAS} at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	D_{OUT} State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
\overline{RAS} -Only Refresh Cycle	HI-Z
\overline{CAS} -Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a " \overline{RAS} -Only" refresh cycle, but with \overline{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock, such as \overline{RAS} -Only refresh) prior to normal operation.

RAM


POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a 0.1 μ F ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μ F ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μ F tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2117 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically 100 μ A or less total). Intel recommends that a 0.1 or 0.01 μ F ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD}, V_{BB}, and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS
 D = 0.1 μ F TO V_{DD} TO V_{SS}
 B = 0.1 μ F V_{BB} TO V_{SS}
 C = 0.01 μ F V_{CC} TO V_{SS}

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL AND HORIZONTAL GRIDDING ON ALL POWER SUPPLIES.
BOARD ORGANIZATION: 64K WORDS BY 8-BITS.

64K BYTE STORAGE ARRAY LAYOUT



2117-5

16,384 x 1 BIT DYNAMIC RAM

RAM

	2117-5
Maximum Access Time (ns)	300
Read, Write Cycle (ns)	490
Read-Modify-Write Cycle (ns)	580

- Industry Standard 16-Pin Configuration
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks, TTL Compatible
- RAS Only Refresh
- Non-Latched Output is Three-State, TTL Compatible
- 128 Refresh Cycles Required Every 2ms
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.



The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical timing requirements for RAS and CAS allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is latched on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The 2117 hidden refresh feature allows CAS to be held low to maintain latched data while RAS is used to execute RAS-only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀ through A₆ during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.


PIN CONFIGURATION LOGIC SYMBOL



PIN NAMES

A ₀ -A ₆	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	V _{BB}	POWER (-5V)
D _{IN}	DATA IN	V _{CC}	POWER (+5V)
D _{OUT}	DATA OUT	V _{DD}	POWER (+12V)
<u>RAS</u>	ROW ADDRESS STROBE	V _{SS}	GROUND

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	... -10°C to +80°C
Storage Temperature -65°C to +150°C
Voltage on Any Pin Relative to V _{BB} (V _{SS} - V _{BB} ≥ 4V) -0.3V to +20V
Data Out Current 50mA
Power Dissipation 1.0W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]

T_A = 0°C to 70°C, V_{DD} = 12V ±5%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, unless otherwise noted.


Symbol	Parameter	Limits			Unit	Test Conditions	Notes
		Min.	Typ. ^[3]	Max.			
I _{LI}	Input Load Current (any input)		0.1	10	μA	V _{IN} =V _{SS} to V _{IHMAX} , V _{BB} =-5.0V	
I _{LO}	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: $\overline{\text{CAS}}$ at V _{IH} , V _{OUT} = 0 to 5.5V	
I _{DD1}	V _{DD} Supply Current, Standby			1.5	mA	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V _{IH}	4
I _{BB1}	V _{BB} Supply Current, Standby		1.0	50	μA		
I _{CC1}	V _{CC} Supply Current, Output Deselected		0.1	10	μA	$\overline{\text{CAS}}$ at V _{IH}	5
I _{DD2}	V _{DD} Supply Current, Operating			35	mA	2117, t _{RC} = 490ns, t _{RAS} = 300ns	4
I _{BB2}	V _{BB} Supply Current, Operating, $\overline{\text{RAS}}$ -Only Refresh, Page Mode		150	400	μA	T _A = 0°C	
I _{DD3}	V _{DD} Supply Current, $\overline{\text{RAS}}$ -Only Refresh			27	mA	2117, t _{RC} = 490ns, t _{RAS} = 300ns	4
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	$\overline{\text{CAS}}$ at V _{IL} , $\overline{\text{RAS}}$ at V _{IH}	
V _{IL}	Input Low Voltage (all inputs)	-1.0		0.8	V		
V _{IH}	Input High Voltage (all inputs)	2.4		6.0	V		
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -5mA	4

NOTES:

- All voltages referenced to V_{SS}.
- No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.
- Typical values are for T_A = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I_{CC} is dependent on output loading when the device output is selected. V_{CC} is connected to the output buffer only. V_{CC} may be reduced to V_{SS} without affecting refresh operation or maintenance of internal device data.

TYPICAL SUPPLY CURRENT WAVEFORMS

RAM



Typical power supply current waveforms vs. time are shown for the $\overline{\text{RAS}}/\overline{\text{CAS}}$ timings of Read/Write, Read/Write (Long $\overline{\text{RAS}}/\overline{\text{CAS}}$), and $\overline{\text{RAS}}$ -only refresh cycles. I_{DD} and I_{BB} current transients at the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for $I_{\text{DD}1}$, $I_{\text{DD}2}$, and $I_{\text{DD}3}$ is related by a common point at $V_{\text{DD}} = 12.0\text{V}$ and $T_{\text{A}} = 25^{\circ}\text{C}$ for two given t_{RAS} pulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_{A} can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE^[1]

$T_{\text{A}} = 25^{\circ}\text{C}$, $V_{\text{DD}} = 12\text{V} \pm 5\%$, $V_{\text{CC}} = 5\text{V} \pm 10\%$, $V_{\text{BB}} = -5\text{V} \pm 10\%$, $V_{\text{SS}} = 0\text{V}$, unless otherwise specified.

Symbol	Parameter	Typ.	Max.	Unit
C_{I1}	Address, Data In	3	5	pF
C_{I2}	$\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance	4	7	pF
C_{I3}	$\overline{\text{CAS}}$ Capacitance	6	10	pF
C_{O}	Data Output Capacitance	4	7	pF

NOTES:

- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V} \text{ with } \Delta V \text{ equal to 3 volts and power supplies at nominal levels.}$$

A.C. CHARACTERISTICS^[1,2,3]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 5\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

Symbol	Parameter	2117		Unit	Notes
		Min.	Max.		
t _{RAC}	Access Time From $\overline{\text{RAS}}$		300	ns	4,5
t _{CAC}	Access Time From $\overline{\text{CAS}}$		180	ns	4,5,6
t _{REF}	Time Between Refresh		2	ms	
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	180		ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time (non-page cycles)	80		ns	
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	-20		ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	80	120	ns	7
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	180		ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	300		ns	
t _{ASR}	Row Address Set-Up Time	0		ns	
t _{RAH}	Row Address Hold Time	80		ns	
t _{ASC}	Column Address Set-Up Time	0		ns	
t _{CAH}	Column Address Hold Time	80		ns	
t _{AR}	Column Address Hold Time, to $\overline{\text{RAS}}$	215		ns	
t _T	Transition Time (Rise and Fall)	3	50	ns	8
t _{OFF}	Output Buffer Turn Off Delay	0	80	ns	

READ AND REFRESH CYCLES

t _{RC}	Random Read Cycle Time	490		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	300	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	180	10000	ns	
t _{RCS}	Read Command Set-Up Time	0		ns	
t _{RCH}	Read Command Hold Time	0		ns	

WRITE CYCLE

t _{RC}	Random Write Cycle Time	490		ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	300	10000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	180	10000	ns	
t _{WCS}	Write Command Set-Up Time	0		ns	9
t _{WCH}	Write Command Hold Time	100		ns	
t _{WCR}	Write Command Hold Time, to $\overline{\text{RAS}}$	215		ns	
t _{WP}	Write Command Pulse Width	100		ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	130		ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	130		ns	
t _{DS}	Data-In Set-Up Time	0		ns	
t _{DH}	Data-In Hold Time	80		ns	
t _{DHR}	Data-In Hold Time, to $\overline{\text{RAS}}$	215		ns	


READ-MODIFY-WRITE CYCLE

t _{RWC}	Read-Modify-Write Cycle Time	580		ns	
t _{RWW}	RMW Cycle $\overline{\text{RAS}}$ Pulse Width	390	10000	ns	
t _{CRW}	RMW Cycle $\overline{\text{CAS}}$ Pulse Width	275	10000	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	260		ns	9
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	140		ns	9


Notes: See following page for A.C. Characteristics Notes.

WAVEFORMS

READ CYCLE



WRITE CYCLE




- NOTES: 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} \leq -1 I_{OL}$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

A.C. CHARACTERISTICS NOTES (From Previous Page)


- All voltages referenced to V_{SS} .
- Eight cycles are required after power-up or prolonged periods (greater than 2ms) of \overline{RAS} inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- A.C. Characteristics assume $t_r = 5ns$.
- Assume that $t_{RCD} \leq t_{RC}$ (max.). If t_{RCD} is greater than t_{RC} (max.) then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RC} (max.).
- Load = 2 TTL loads and 100pF.
- Assumes $t_{RCD} \geq t_{RC}$ (max.).
- t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is less than t_{RC} (max.) access time is t_{RAC} , if t_{RCD} is greater than t_{RC} (max.) access time is $t_{RCD} + t_{CAC}$.
- t_r is measured between V_{IH} (min.) and V_{IL} (max.).
- t_{WCS} , t_{WCD} and t_{WPD} are specified as reference points only. If $t_{WCS} \geq t_{WCS}$ (min.) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{WCD} \geq t_{WCD}$ (min.) and $t_{WPD} \geq t_{WPD}$ (min.), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

WAVEFORMS


READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES:
- 1, 2. $V_{IH\ MIN}$ AND $V_{IL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. $V_{OH\ MIN}$ AND $V_{OL\ MAX}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} < |I_{OL}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

RAM


TYPICAL CHARACTERISTICS^[1]

RAM


GRAPH 1
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{DD}




GRAPH 2
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{BB}




GRAPH 3
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{CC}




GRAPH 4
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS.
AMBIENT TEMPERATURE




GRAPH 5
TYPICAL STANDBY CURRENT
 I_{DD1} VS. V_{DD}




GRAPH 6
TYPICAL STANDBY CURRENT
 I_{DD1} VS. AMBIENT TEMPERATURE




GRAPH 7
TYPICAL OPERATING CURRENT
 I_{DD2} VS. t_{RC}



GRAPH 8
TYPICAL OPERATING CURRENT
 I_{DD2} VS. V_{DD}




GRAPH 9
TYPICAL OPERATING CURRENT
 I_{DD2} VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.

TYPICAL CHARACTERISTICS [1]


GRAPH 10
TYPICAL RAS ONLY
REFRESH CURRENT
IDD3 VS. tRC




GRAPH 11
TYPICAL RAS ONLY
REFRESH CURRENT
IDD3 VS. VDD




GRAPH 12
TYPICAL RAS ONLY
REFRESH CURRENT
IDD3 VS. AMBIENT TEMPERATURE




GRAPH 13
TYPICAL PAGE MODE CURRENT
IDD4 VS. tPC




GRAPH 14
TYPICAL PAGE MODE CURRENT
IDD4 VS. VDD




GRAPH 15
TYPICAL PAGE MODE CURRENT
IDD4 VS. AMBIENT TEMPERATURE



GRAPH 16
TYPICAL OUTPUT SOURCE CURRENT
IOH VS. OUTPUT VOLTAGE VOH



GRAPH 17
TYPICAL OUTPUT SINK CURRENT
IOL VS. OUTPUT VOLTAGE VOL



NOTES:

1. The cycle time, VDD supply voltage, and ambient temperature dependence of IDD1, IDD2, IDD3 and IDD4 is shown in related graphs. Common points of related curves are indicated:

- IDD1 @ VDD = 12.6V, TA = 0°C
- IDD2 or IDD3 @ tRAS = 300ns, tRC = 490ns, VDD = 12.0V, TA = 25°C
- ▲ IDD2 or IDD3 @ tRAS = 500ns, tRC = 750ns, VDD = 12.0V, TA = 25°C
- IDD4 @ tCAS = 180ns, tPC = 310ns, VDD = 12.0V, TA = 25°C
- △ IDD4 @ tCAS = 350ns, tPC = 500ns, VDD = 12.0V, TA = 25°C

The typical IDD current for a given combination of cycle time, VDD supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.



RAM


D.C. AND A.C. CHARACTERISTICS, PAGE MODE [7.8.11]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 5\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted. For Page Mode Operation order 2117 S6117.

Symbol	Parameter	2117-5 S6117		Unit	Notes
		Min.	Max.		
t _{PC}	Page Mode Read or Write Cycle	310		ns	
t _{PCM}	Page Mode Read Modify Write	405		ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time, Page Cycle	120		ns	
t _{RPM}	$\overline{\text{RAS}}$ Pulse Width, Page Mode	300	10,000	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	180	10,000	ns	
I _{DD4}	V _{DD} Supply Current Page Mode, Minimum t _{PC} , Minimum t _{CAS}		26	mA	9


WAVEFORMS

PAGE MODE READ CYCLE




- NOTES:
- 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}.
 5. t_{OFF} IS MEASURED TO I_{OUT} < I_{LQ1}.
 6. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF $\overline{\text{CAS}}$ OR $\overline{\text{RAS}}$, WHICHEVER OCCURS FIRST.
 7. ALL VOLTAGES REFERENCED TO V_{SS}.
 8. AC CHARACTERISTIC ASSUME t_T = 5ns.
 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
 10. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ CYCLES PRECEDED BY A $\overline{\text{CAS}}$ -ONLY CYCLE (i.e., FOR SYSTEMS WHERE $\overline{\text{CAS}}$ HAS NOT BEEN DECODED WITH $\overline{\text{RAS}}$).
 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2117-5, S6117 WILL OPERATE AS A 2117-5).

PAGE MODE WRITE CYCLE



RAM

PAGE MODE READ-MODIFY-WRITE CYCLE



- NOTES:
- V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 - V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 - t_{OFF} IS MEASURED TO $I_{OUT} \leq |I_{LO}|$.
 - t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 - t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

APPLICATIONS

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during a $\overline{RAS}/\overline{CAS}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe delay time, t_{RCD} , are system dependent timing parameters. For example, substituting the device parameters of the 2117 yields:

$$3. t_{ACC} = t_{RAC} = 300\text{nsec for } 80\text{nsec} \leq t_{RCD} \leq 120\text{nsec} \text{ OR}$$

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 180 \text{ for } t_{RCD} > 120\text{nsec}$$

Note that if $80\text{nsec} \leq t_{RCD} \leq 120\text{nsec}$ device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCD} > 120\text{nsec}$, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of \overline{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overline{CAS} .

REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. \overline{RAS} -only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

$\overline{RAS}/\overline{CAS}$ TIMING

\overline{RAS} and \overline{CAS} have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, t_{RP} , has been met.

DATA OUTPUT OPERATION


The 2117 Data Output (D_{OUT}), which has three-state capability, is controlled by \overline{CAS} . During \overline{CAS} high state (\overline{CAS} at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	D_{OUT} State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
\overline{RAS} -Only Refresh Cycle	HI-Z
\overline{CAS} -Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a " \overline{RAS} -Only" refresh cycle, but with \overline{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock, such as \overline{RAS} -Only refresh) prior to normal operation.


POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a $0.1\mu\text{F}$ ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A $0.1\mu\text{F}$ ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a $10\mu\text{F}$ tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2117 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically $100\mu\text{A}$ or less total). Intel recommends that a 0.1 or $0.01\mu\text{F}$ ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS
 D = $0.1\mu\text{F}$ TO V_{DD} TO V_{SS}
 B = $0.1\mu\text{F}$ V_{BB} TO V_{SS}
 C = $0.01\mu\text{F}$ V_{CC} TO V_{SS}

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL
 AND HORIZONTAL GRIDDING ON ALL POWER SUPPLIES.
 BOARD ORGANIZATION: 64K WORDS BY 8-BITS.

64K BYTE STORAGE ARRAY LAYOUT

2118 FAMILY

16,384 x 1 BIT DYNAMIC RAM

RAM

	2118-2	2118-3	2118-4	2118-7
Maximum Access Time (ns)	80	100	120	150
Read, Write Cycle (ns)	200	235	270	320
Read-Modify-Write Cycle (ns)	250	295	345	410

- Single +5V Supply, $\pm 10\%$ Tolerance
- HMOS Technology
- Low Power: 160mW Max. Operating
16mW Max. Standby
- Low V_{DD} Current Transients
- All Inputs, Including Clocks,
TTL Compatible
- Non-Latched Output is Three-State,
TTL Compatible
- \overline{RAS} Only Refresh
- 128 Refresh Cycles Required
Every 2ms
- Page Mode Capability
- \overline{CAS} Controlled Output Allows
Hidden Refresh

The Intel® 2118 is a 16,384 word by 1-bit Dynamic MOS RAM designed to operate from a single +5V power supply. The 2118 is fabricated using HMOS — a production proven process for high performance, high reliability, and high storage density.



The 2118 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2118 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2118 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2118 by the two TTL clocks, Row Address Strobe (\overline{RAS}) and Column Address Strobe (\overline{CAS}). Non-critical timing requirements for \overline{RAS} and \overline{CAS} allow use of the address multiplexing technique while maintaining high performance.

The 2118 three-state output is controlled by \overline{CAS} , independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2118 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -only refresh cycles.


The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing \overline{RAS} -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A_0 through A_6 during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.

PIN CONFIGURATION LOGIC SYMBOL



A_0 - A_6	ADDRESS INPUTS
\overline{CAS}	COLUMN ADDRESS STROBE
D_{IN}	DATA IN
D_{OUT}	DATA OUT
\overline{WE}	WRITE ENABLE
\overline{RAS}	ROW ADDRESS STROBE
V_{DD}	POWER (+5V)
V_{SS}	GROUND

BLOCK DIAGRAM





2141 4096 X 1 BIT STATIC RAM

RAM

	2141-2	2141-3	2141-4	2141-5	2141L-3	2141L-4	2141L-5
Max. Access Time (ns)	120	150	200	250	150	200	250
Max. Active Current (mA)	70	70	55	55	40	40	40
Max. Standby Current (mA)	20	20	12	12	5	5	5


- **HMOS Technology**
- **Industry Standard 2147 Pinout**
- **Completely Static Memory — No Clock or Timing Strobe Required**
- **Equal Access and Cycle Times**
- **Single +5V Supply**
- **Automatic Power-Down**
- **Directly TTL Compatible — All Inputs and Output**
- **Separate Data Input and Output**
- **Three-State Output**
- **High Density 18-Pin Package**

The Intel® 2141 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using HMOS, a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.


\overline{CS} controls the power-down feature. In less than a cycle time after \overline{CS} goes high — deselecting the 2141 — the part automatically reduces its power requirements and remains in this low power standby mode as long as \overline{CS} remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2141 is placed in an 18-pin package configured with the industry standard pinout, the same as the 2147. It is directly TTL compatible in all respects: inputs, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

PIN CONFIGURATION



LOGIC SYMBOL




PIN NAMES

A ₀ –A ₁₁	ADDRESS INPUTS	V _{CC}	POWER (+5V)
WE	WRITE ENABLE	GND	GROUND
CS	CHIP SELECT		
D _{IN}	DATA INPUT		
D _{OUT}	DATA OUTPUT		

TRUTH TABLE

\overline{CS}	WE	MODE	OUTPUT	POWER
H	X	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	H	READ	D _{OUT}	ACTIVE

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to 85°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-1.5V to +7V
Power Dissipation	1.2W
D.C. Output Current	20mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = +5V ±10% unless otherwise noted.

Symbol	Parameter	2141-2/-3		2141-4/-5		2141L-3/L-4/L-5		Unit	Conditions
		Min.	Typ. ^[1] Max.	Min.	Typ. ^[1] Max.	Min.	Typ. ^[1] Max.		
I _{LI}	Input Load Current (All Input Pins)	0.01	10	0.01	10	0.01	10	μA	V _{CC} =Max., V _{IN} = GND to V _{CC}
I _{LO}	Output Leakage Current	0.1	10	0.1	10	0.1	10	μA	\overline{CS} =V _{IH} , V _{CC} =Max., V _{OUT} =GND to 4.5V
I _{CC}	Operating Current	45	70	40	55	30	40	mA	V _{CC} =Max., \overline{CS} =V _{IL} , Outputs Open
I _{SB}	Standby Current		20		12		5	mA	V _{CC} =Min. to Max., \overline{CS} =V _{IH}
I _{PO} ^[2]	Peak Power-On Current		40		30		18	mA	V _{CC} =GND to V _{CC} Min. \overline{CS} =Lower of V _{CC} or V _{IH} Min.
V _{IL}	Input Low Voltage	-1.0	0.8	-1.0	0.8	-1.0	0.8	V	
V _{IH}	Input High Voltage	2.0	6.0	2.0	6.0	2.0	6.0	V	
V _{OL}	Output Low Voltage		0.4		0.4		0.4	V	I _{OL} = 8.0mA
V _{OH}	Output High Voltage	2.4		2.4		2.4		V	I _{OH} = -4.0mA
I _{OS} ^[3]	Output Short Circuit Current	-120	120	-120	120	-120	120	mA	V _{OUT} =GND to V _{CC}

Notes: 1. Typical limits are at V_{CC} = 5V, T_A = +25°C, and specified loading.

2. I_{CC} exceeds I_{SB} maximum during power-on, as shown in Graph 7. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected; otherwise, power-on current approaches I_{CC} active.

3. Duration not to exceed one minute.

A.C. TEST CONDITIONS

Input Pulse Levels	GND to 3.5 Volts
Input Rise and Fall Times	10 nsec
Input and Output Timing Reference Levels	1.5 Volts
Output Load	1 TTL Load plus 100pF

CAPACITANCE^[4]

T_A = 25°C, f = 1.0MHz

Symbol	Parameter	Max.	Unit	Conditions
C _{IN}	Input Capacitance	5	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	6	pF	V _{OUT} = 0V

Note 4. This parameter is sampled and not 100% tested.

A.C. CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 10\%$, unless otherwise noted.

READ CYCLE


Symbol	Parameter	2141-2		2141-3/L-3		2141-4/L-4		2141-5/L-5		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	120		150		200		250		ns
t_{AA}	Address Access Time		120		150		200		250	ns
$t_{ACS1}^{[1]}$	Chip Select Access Time		120		150		200		250	ns
$t_{ACS2}^{[2]}$	Chip Select Access Time		130		160		200		250	ns
t_{OH}	Output Hold from Address Change	10		10		10		10		ns
$t_{LZ}^{[3]}$	Chip Selection to Output in Low Z	30		30		30		30		ns
$t_{HZ}^{[3]}$	Chip Deselection to Output in High Z	0	60	0	60	0	60	0	60	ns
t_{PU}	Chip Selection to Power Up Time	0		0		0		0		ns
t_{PD}	Chip Deselection to Power Down Time		60		60		60		60	ns

WAVEFORMS

READ CYCLE NO. 1 ^[4,5]



READ CYCLE NO. 2 ^[4,6]



Notes:

1. Chip deselected for greater than 55ns prior to selection.
2. Chip deselected for a finite time that is less than 55ns prior to selection. (If the deselect time is 0ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
4. \overline{WE} is high for Read Cycles.
5. Device is continuously selected, $\overline{CS} = V_{IL}$.
6. Addresses valid prior to or coincident with \overline{CS} transition low.


A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 10\%$, unless otherwise noted.

WRITE CYCLE


Symbol	Parameter	2141-2		2141-3/L-3		2141-4/L-4		2141-5/L-5		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	120		150		200		250		ns
t _{CS}	Chip Selection to End of Write	110		135		180		230		ns
t _{AV}	Address Valid to End of Write	110		135		180		230		ns
t _{AS}	Address Setup Time	0		0		0		0		ns
t _{WP}	Write Pulse Width	60		60		60		75		ns
t _{WR}	Write Recovery Time	10		15		20		20		ns
t _{DW}	Data Valid to End of Write	50		60		60		75		ns
t _{DH}	Data Hold Time	5		5		5		5		ns
t _{WZ}	Write Enabled to Output in High Z	10	70	10	80	10	80	10	80	ns
t _{OW}	Output Active from End of Write	5		5		5		5		ns

WAVEFORMS

WRITE CYCLE #1 ($\overline{\text{WE}}$ CONTROLLED)




WRITE CYCLE #2 ($\overline{\text{CS}}$ CONTROLLED)




Note: 1. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

TYPICAL D.C. AND A.C. CHARACTERISTICS


GRAPH 1
SUPPLY CURRENT VS.
SUPPLY VOLTAGE




GRAPH 2
SUPPLY CURRENT VS.
AMBIENT TEMPERATURE




GRAPH 3
OUTPUT SOURCE CURRENT VS.
OUTPUT VOLTAGE




GRAPH 4
NORMALIZED ACCESS TIME
VS. SUPPLY VOLTAGE




GRAPH 5
NORMALIZED ACCESS TIME VS.
AMBIENT TEMPERATURE




GRAPH 6
OUTPUT SINK CURRENT VS.
OUTPUT VOLTAGE




GRAPH 7
TYPICAL POWER-ON CURRENT
VS. POWER SUPPLY VOLTAGE



GRAPH 8
ACCESS TIME CHANGE VS.
INPUT VOLTAGE



GRAPH 9
ACCESS TIME CHANGE VS.
OUTPUT LOADING



RAM

DEVICE DESCRIPTION

The 2141 is produced with HMOS, a new high-performance MOS technology which incorporates on-chip substrate bias generation to achieve high-performance. This process, combined with new design ideas, gives the 2141 its unique features. Both low power and ease-of-use have been obtained in a single part. The low-power feature is controlled with the Chip Select input, which is not a clock and does not have to be cycled. Multiple read or write operations are possible during a single select period. Access times are equal to cycle times, resulting in data rates up to 8.3 MHz for the 2141-2. This is considerably higher performance than for clocked static designs.

Whenever the 2141 is deselected, it automatically reduces its power requirements to a fraction of the active power, as shown in Figure 1. This is achieved by switching off the power to unnecessary portions of the internal peripheral circuitry. This feature adds up to significant system power savings. The average power per device declines as system size grows because a continually higher portion of the memory is deselected. Device power dissipation asymptotically approaches the standby power level, as shown in Figure 2.




FIGURE 1. *i*_{CC} WAVEFORM.




FIGURE 2. AVERAGE DEVICE DISSIPATION VS. MEMORY SIZE.

There is no functional constraint on the amount of time the 2141 is deselected. However, there is a relationship between deselect time and Chip Select access time. With no compensation, the automatic power switch would cause an increase in Chip Select access time, since some time is lost in repowering the device upon selection. A feature of the 2141 design is its ability to compensate for this loss. The amount of compensation is a function of deselect time, as shown in Figure 3. For short deselect times, Chip Select access time becomes slower than address access time, since full compensation typically requires 60ns. For longer deselect times, Chip Select access time actually becomes faster than address access time because the compensation more than offsets the time lost in powering up. The spec accounts for this characteristic by specifying two Chip Select access times, t_{ACS1} and t_{ACS2}.




FIGURE 3. *t*_{ACS} VS. DESELECT TIME.

The power switching characteristic of the 2141 requires more careful decoupling than would be required of a constant power device. It is recommended that a 0.1μF ceramic capacitor be used on every other device, with a 22μF to 47μF bulk electrolytic decoupler every 32 devices. The actual values to be used will depend on board layout, trace widths and duty cycle. Power supply gridding is recommended for PC board layout. A very satisfactory grid can be developed on a two-layer board with vertical traces on one side and horizontal traces on the other, as shown in Figure 4.




FIGURE 4. PC LAYOUT.



2142

1024 X 4 BIT STATIC RAM

RAM

	2142-2	2142-3	2142	2142L2	2142L3	2142L
Max. Access Time (ns)	200	300	450	200	300	450
Max. Power Dissipation (mw)	525	525	525	370	370	370

- High Density 20 Pin Package
- Access Time Selections From 200-450ns
- Identical Cycle and Access Times
- Low Operating Power Dissipation
.1mW/Bit Typical
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs

The Intel® 2142 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply.




The 2142 is placed in a 20-pin package. Two Chip Selects (\overline{CS}_1 and \overline{CS}_2) are provided for easy and flexible selection of individual packages when outputs are OR-tied. An Output Disable is included for direct control of the output buffers.

The 2142 is fabricated with Intel's N-channel Silicon-Gate technology — a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.

PIN CONFIGURATION

LOGIC SYMBOL

BLOCK DIAGRAM









PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS	OD	OUTPUT DISABLE
WE	WRITE ENABLE	V _{CC}	POWER (+5V)
CS ₁ , CS ₂	CHIP SELECT	GND	GROUND
I/O ₁ -I/O ₄	DATA INPUT/OUTPUT		

TYPICAL D.C. AND A.C. CHARACTERISTICS

RAM





2147 4096 X 1 BIT STATIC RAM

96.08
6w
115.29

	2147-3	2147	2147L
Max. Access Time (ns)	55	70	70
Max. Active Current (mA)	180	160	140
Max. Standby Current (mA)	30	20	10

RAM


- **HMOS Technology**
- **Automatic Power-Down**
- **Completely Static Memory — No Clock or Timing Strobe Required**
- **High Density 18-Pin Package**
- **Equal Access and Cycle Times**
- **Directly TTL Compatible — All Inputs and Output**
- **Single +5V Supply**
- **Separate Data Input and Output**
- **Three-State Output**

The Intel® 2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using HMOS, a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.


\overline{CS} controls the power-down feature. In less than a cycle time after \overline{CS} goes high — deselecting the 2147 — the part automatically reduces its power requirements and remains in this low power standby mode as long as \overline{CS} remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2147 is placed in an 18-pin package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

PIN CONFIGURATION



LOGIC SYMBOL




PIN NAMES

A ₀ –A ₁₁	ADDRESS INPUTS	V _{CC}	POWER (+5V)
WE	WRITE ENABLE	GND	GROUND
CS	CHIP SELECT		
D _{IN}	DATA INPUT		
D _{OUT}	DATA OUTPUT		

TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
H	X	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	H	READ	D _{OUT}	ACTIVE

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to 85°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-1.5V to +7V
Power Dissipation	1.2W
D.C. Output Current	20mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1]

T_A = 0°C to 70°C, V_{CC} = +5V ±10%, unless otherwise noted.

Symbol	Parameter	2147-3			2147			2147L			Unit	Test Conditions
		Min.	Typ. ^[2]	Max.	Min.	Typ. ^[2]	Max.	Min.	Typ. ^[2]	Max.		
I _{LI}	Input Load Current (All Input Pins)	0.01		10	0.01		10	0.01		10	μA	V _{CC} =MAX, V _{IN} =GND to V _{CC}
I _{LO}	Output Leakage Current	0.1		50	0.1		50	0.1		50	μA	\overline{CS} =V _{IH} , V _{CC} =Max., V _{OUT} =GND to 4.5V
I _{CC}	Operating Current	120		170	100		150	100		135	mA	T _A =25°C
				180			160			140	mA	T _A =0°C
I _{SB}	Standby Current	18		30	12		20	7		10	mA	V _{CC} =Min. to Max. \overline{CS} =V _{IH}
I _{PO} ^[3]	Peak Power-On Current	35		70	25		50	15		30	mA	V _{CC} =GND to V _{CC} Min., \overline{CS} =Lower of V _{CC} or V _{IH} Min.
V _{IL}	Input Low Voltage	-1.0		0.8	-1.0		0.8	-1.0		0.8	V	
V _{IH}	Input High Voltage	2.0		6.0	2.0		6.0	2.0		6.0	V	
V _{OL}	Output Low Voltage			0.4			0.4			0.4	V	I _{OL} = 8mA
V _{OH}	Output High Voltage	2.4			2.4			2.4			V	I _{OH} = -4.0mA
I _{OS} ^[4]	Output Short Circuit Current	-120		120	-120		120	-120		120	mA	V _{OUT} =GND to V _{CC}

Notes:

- The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
- Typical limits are at V_{CC} = 5V, T_A = +25°C, and specified loading.
- I_{CC} exceeds I_{SB} maximum during power on, as shown in Graph 7. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected; otherwise, power-on current approaches I_{CC} active.
- Duration not to exceed one minute.

A.C. TEST CONDITIONS

Input Pulse Levels	GND to 3.5 Volts
Input Rise and Fall Times	10 nsec
Input and Output Timing Reference Levels	1.5 Volts
Output Load	See Figure 1




Figure 1. Output Load

CAPACITANCE^[5]

T_A = 25°C, f = 1.0MHz

Symbol	Parameter	Max.	Unit	Conditions
C _{IN}	Input Capacitance	5	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	6	pF	V _{OUT} = 0V

Note 5. This parameter is sampled and not 100% tested.



A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

READ CYCLE

Symbol	Parameter	2147-3		2147, 2147L		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
t_{RC}	Read Cycle Time	55		70		ns	
t_{AA}	Address Access Time		55		70	ns	
t_{ACS1}	Chip Select Access Time		55		70	ns	Note 1
t_{ACS2}	Chip Select Access Time		65		80	ns	Note 2
t_{OH}	Output Hold from Address Change	5		5		ns	
$t_{LZ}^{(3)}$	Chip Selection to Output in Low Z	10		10		ns	
$t_{HZ}^{(3)}$	Chip Deselection to Output in High Z	0	40	0	40	ns	
t_{PU}	Chip Selection to Power Up Time	0		0		ns	
t_{PD}	Chip Deselection to Power Down Time		30		30	ns	

RAM

WAVEFORMS**READ CYCLE NO. 1****READ CYCLE NO. 2**

DEVICE DESCRIPTION

The 2147 is produced with HMOS, a new high-performance MOS technology which incorporates on-chip substrate bias generation combined with device scaling to achieve high-performance. The speed-power product of this process has been measured at 1pj, approximately four times better than previous MOS processes.

This process, combined with new design ideas, gives the 2147 its unique features. High speed, low power and ease-of-use have been obtained in a single part. The low-power feature is controlled with the Chip Select input, which is not a clock and does not have to be cycled. Multiple read or write operations are possible during a single select period. Access times are equal to cycle times, resulting in data rates of 14.3 MHz and 18 MHz for the 2147 and 2147-3, respectively. This is considerably higher performance than for clocked static designs.

Whenever the 2147 is deselected, it automatically reduces its power requirements to a fraction of the active power, as shown in Figure 1. This is achieved by switching off the power to unnecessary portions of the internal peripheral circuitry. This feature adds up to significant system power savings. The average power per device declines as system size grows because a continually higher portion of the memory is deselected. Device power dissipation asymptotically approaches the standby power level, as shown in Figure 2.




FIGURE 1. I_{CC} WAVEFORM.




FIGURE 2. AVERAGE DEVICE DISSIPATION VS. MEMORY SIZE.

There is no functional constraint on the amount of time the 2147 is deselected. However, there is a relationship between deselect time and Chip Select access time. With no compensation, the automatic power switch would cause an increase in Chip Select access time, since some time is lost in repowering the device upon selection. A feature of the 2147 design is its ability to compensate for this loss. The amount of compensation is a function of deselect time, as shown in Figure 3. For short deselect times, Chip Select access time becomes slower than address access time, since full compensation typically requires 40ns. For longer deselect times, Chip Select access time actually becomes faster than address access time because the compensation more than offsets the time lost in powering up. The spec accounts for this characteristic by specifying two Chip Select access times, t_{ACS1} and t_{ACS2} .




FIGURE 3. t_{ACS} VS. DESELECT TIME.

The power switching characteristic of the 2147 requires more careful decoupling than would be required of a constant power device. It is recommended that a $0.1\mu\text{F}$ to $0.3\mu\text{F}$ ceramic capacitor be used on every other device, with a $22\mu\text{F}$ to $47\mu\text{F}$ bulk electrolytic decoupler every 16 devices. The actual values to be used will depend on board layout, trace widths and duty cycle. Power supply gridding is recommended for PC board layout. A very satisfactory grid can be developed on a two-layer board with vertical traces on one side and horizontal traces on the other, as shown in Figure 4.




FIGURE 4. PC LAYOUT.

Terminations are recommended on input signal lines to the 2147 devices. In high speed systems, fast drivers can cause significant reflections when driving the high impedance inputs of the 2147. Terminations may be required to match the impedance of the line to the driver. The type of termination used depends on designer preference and may be parallel resistive or resistive-capacitive. The latter reduces terminator power dissipation.

2147H HIGH SPEED 4096 x 1 BIT STATIC RAM

RAM


- HMOS II Technology
- 35-45ns Maximum Access Time
- 180mA Maximum I_{CC}
- 30mA Maximum I_{SB}
- Completely Static Memory — No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Fully Compatible with Industry Standard 2147
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible — All Inputs and Output
- Separate Data Input and Output
- Three-State Output

The Intel® 2147H is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using HMOS II, Intel's new high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.


\overline{CS} controls the power-down feature. In less than a cycle time after \overline{CS} goes high — deselecting the 2147H — the part automatically reduces its power requirements and remains in this low power standby mode as long as \overline{CS} remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2147H is placed in an 18-pin package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, output, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

A ₀ –A ₁₁	ADDRESS INPUTS	V _{CC}	POWER (+5V)
WE	WRITE ENABLE	GND	GROUND
CS	CHIP SELECT		
D _{IN}	DATA INPUT		
D _{OUT}	DATA OUTPUT		

TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
H	X	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	H	READ	D _{OUT}	ACTIVE

2148

1024 × 4 BIT STATIC RAM

ADVANCE INFORMATION
 Characteristics are subject to change without notice.

RAM

Max. Access Time (ns)	60
Max. Active Current (mA)	150
Max. Standby Current (mA)	30


- HMOS Technology
- Completely Static Memory
— No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible
— All Inputs and Outputs
- Common Data Input and Output
- Three-State Output

The Intel® 2148 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using HMOS, a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.


CE controls the power-down feature. In less than a cycle time after CE goes high — deselecting the 2148 — the part automatically reduces its power requirements and remains in this low power standby mode as long as CE remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The 2148 is placed in an 18-pin package configured with the industry standard 1K × 4 pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. Common input and output pins are provided.

PIN CONFIGURATION



LOGIC SYMBOL




PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS
WE	WRITE ENABLE
CE	CHIP ENABLE
I/O ₁ -I/O ₄	DATA INPUT/OUTPUT
V _{CC}	POWER (+5V)
GND	GROUND

TRUTH TABLE

CE	WE	MODE	I/O	POWER
H	X	NOT ENABLED	HIGH-Z	STANDBY
L	L	WRITE	HIGH-Z	ACTIVE
L	H	READ	D _{OUT}	ACTIVE

BLOCK DIAGRAM



3101, 3101A

16 x 4 BIT HIGH SPEED RAM

RAM

- **Fast Access Time — 35 nsec max over 0-75°C Temperature Range (3101A)**
- **Simple Memory Expansion through Chip Select Input — 17 nsec max over 0-75°C Temperature Range (3101A)**
- **DTL and TTL Compatible — Low Input Load Current: 0.25 mA max**
- **OR-Tie Capability — Open Collector Outputs**
- **Fully Decoded — on Chip Address Decode and Buffer**
- **Minimum Line Reflection — Low Voltage Diode Input Clamp**
- **Ceramic and Plastic Package — 16 Pin Dual In-Line Configuration**

The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.


The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices with gold diffusion processes.

The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost silicone packages, and their performance is specified over a temperature range from 0°C to 75°C.


The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads. A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.

In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES


D ₁ –D ₄	DATA INPUTS	CS	CHIP SELECT INPUT
A ₀ –A ₃	ADDRESS INPUTS	O ₁ –O ₄	DATA OUTPUTS
WE	WRITE ENABLE	V _{CC}	POWER (+5V)

TRUTH TABLE


CHIP SELECT	WRITE ENABLE	OPERATION	OUTPUT
LOW	LOW	WRITE	HIGH
LOW	HIGH	READ	COMPLEMENT OF WRITTEN DATA
HIGH	LOW	–	HIGH
HIGH	HIGH	–	HIGH

Typical A.C. Characteristics


ADDRESS TO OUTPUT DELAY
VS.
AMBIENT TEMPERATURE




CHIP SELECT TO OUTPUT DELAY
VS.
AMBIENT TEMPERATURE



ADDRESS & CHIP SELECT TO OUTPUT DELAY
VS.
LOAD CAPACITANCE



WRITE PULSE WIDTH & SENSE
AMPLIFIER RECOVERY TIME
VS. AMBIENT TEMPERATURE



RAM



5101 FAMILY

256 x 4 BIT STATIC CMOS RAM

RAM

P/N	Typ. Current @ 2V (μ A)	Typ. Current @ 5V (μ A)	Max Access (ns)
5101L	0.14	0.2	650
5101L-1	0.14	0.2	450
5101L-3	0.70	1.0	650

- Single +5V Power Supply
 - Ideal for Battery Operation (5101L)
- Directly TTL Compatible: All Inputs and Outputs
 - Three-State Output


The Intel® 5101 is an ultra-low power 1024-bit (256 words X 4 bits) static RAM fabricated with an advanced ion-implanted silicon gate CMOS technology. The device has two chip enable inputs. Minimum standby current is drawn by this device when CE2 is at a low level. When deselected the 5101 draws from the single 5-volt supply only 10 microamps. This device is ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L has the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel® 2101A, is also available for low cost applications where a 256 X 4 organization is needed.

The Intel ion-implanted, silicon gate, Complementary MOS (CMOS) process allows the design and production of ultra-low power, high performance memories.



5101 FAMILY

Absolute Maximum Ratings *

Ambient Temperature Under Bias -10°C to 80°C
 Storage Temperature -65°C to $+150^{\circ}\text{C}$
 Voltage On Any Pin
 With Respect to Ground -0.3V to $V_{\text{CC}} + 0.3\text{V}$
 Maximum Power Supply Voltage $+7.0\text{V}$
 Power Dissipation 1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RAM

D. C. and Operating Characteristics

$T_A = 0^{\circ}\text{C}$ to 70°C , $V_{\text{CC}} = 5\text{V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter	5101L and 5101L-1 Limits		5101L-3 Limits		Units	Test Conditions	
		Min.	Typ.[1]	Max.	Min.			Typ.[1]
$I_{L2}^{[2]}$	Input Current		5		5	nA		
$I_{LO}^{[2]}$	Output Leakage Current			1		μA	$\overline{\text{CE}}1 = 2.2\text{V}$, $V_{\text{OUT}} = 0$ to V_{CC}	
$I_{\text{CC}1}$	Operating Current		9	22	9	22	mA	$V_{\text{IN}} = V_{\text{CC}}$, Except $\overline{\text{CE}}1 \leq 0.65\text{V}$, Outputs Open
$I_{\text{CC}2}$	Operating Current		13	27	13	27	mA	$V_{\text{IN}} = 2.2\text{V}$, Except $\overline{\text{CE}}1 \leq 0.65\text{V}$, Outputs Open
$I_{\text{CCL}}^{[2]}$	Standby Current			10		200	μA	$\text{CE}2 \leq 0.2\text{V}$, $T_A = 70^{\circ}\text{C}$
V_{IL}	Input Low Voltage	-0.3		0.65	-0.3	0.65	V	
V_{IH}	Input High Voltage	2.2		V_{CC}	2.2	V_{CC}	V	
V_{OL}	Output Low Voltage			0.4		0.4	V	$I_{\text{OL}} = 2.0\text{ mA}$
V_{OH}	Output High Voltage	2.4			2.4		V	$I_{\text{OH}} = -1.0\text{ mA}$


Low V_{CC} Data Retention Characteristics (For 5101L, 5101L-1 and 5101L-3) $T_A = 0^{\circ}\text{C}$ to 70°C

Symbol	Parameter	Min.	Typ.[1]	Max.	Units	Test Conditions	
V_{DR}	V_{CC} for Data Retention	2.0			V	$\text{CE}2 \leq 0.2\text{V}$	
$I_{\text{CCDR}1}$	5101L or 5101L-1 Data Retention Current		0.14	10	μA		$V_{\text{DR}} = 2.0\text{V}$, $T_A = 70^{\circ}\text{C}$
$I_{\text{CCDR}2}$	5101L-3 Data Retention Current		0.70	200	μA		$V_{\text{DR}} = 2.0\text{V}$, $T_A = 70^{\circ}\text{C}$
t_{CDR}	Chip Deselect to Data Retention Time	0			ns		
t_{R}	Operation Recovery Time	$t_{\text{RC}}^{[3]}$			ns		


NOTES:

1. Typical values are $T_A = 25^{\circ}\text{C}$ and nominal supply voltage.
2. Current through all inputs and outputs included in I_{CCL} measurement.
3. t_{RC} = Read Cycle Time.

Low V_{CC} Data Retention Waveform



Typical I_{CCDR} Vs. Temperature



A.C. Characteristics T_A = 0°C to 70°C, V_{CC} = 5V ±5%, unless otherwise specified.

READ CYCLE

Symbol	Parameter	5101L-1 Limits (ns)		5101L and 5101L-3 Limits (ns)	
		Min.	Max.	Min.	Max.
t _{RC}	Read Cycle	450		650	
t _A	Access Time		450		650
t _{CO1}	Chip Enable (CE 1) to Output		400		600
t _{CO2}	Chip Enable (CE 2) to Output		500		700
t _{OD}	Output Disable to Output		250		350
t _{DF}	Data Output to High Z State	0	130	0	150
t _{OH1}	Previous Read Data Valid with Respect to Address Change	0		0	
t _{OH2}	Previous Read Data Valid with Respect to Chip Enable	0		0	

WRITE CYCLE

t _{WC}	Write Cycle	450		650	
t _{AW}	Write Delay	130		150	
t _{CW1}	Chip Enable (CE 1) to Write	350		550	
t _{CW2}	Chip Enable (CE 2) to Write	350		550	
t _{DW}	Data Setup	250		400	
t _{DH}	Data Hold	50		100	
t _{WP}	Write Pulse	250		400	
t _{WR}	Write Recovery	50		50	
t _{DS}	Output Disable Setup	130		150	

A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times: 20nsec

Timing Measurement Reference Level: 1.5 Volt

Output Load: 1 TTL Gate and C_L = 100pF

Capacitance ^[2] T_A = 25°C, f = 1 MHz

Symbol	Test	Limits (pF)	
		Typ.	Max.
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8
C _{OUT}	Output Capacitance V _{OUT} = 0V	8	12


NOTES: 1. Typical values are for T_A = 25°C and nominal supply voltage.
2. This parameter is periodically sampled and is not 100% tested.




Waveforms



READ CYCLE




WRITE CYCLE



NOTES:

1. OD may be tied low for separate I/O operation.
2. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

Read Only Memory 4



MOS EPROM AND ROM FAMILY

	Type	No. of Bits	Organization	No. of Pins	Output ^[1]	Maximum Access (ns)	Maximum Power Dissipation (mW)	Operating Temperature Range (°C)	Power Supply (V)	Page No.
MOS ROM	2316E	16384	2048 x 8	24	T.S.	450	630	0 to 70	5V ± 10%	4-12
	2332A	32768	4096 x 8	24	T.S.	TBD	TBD	0 to 70	5V ± 10%	4-15
	2364A	65536	8192 x 8	28	T.S.	TBD	TBD	0 to 70	5V ± 10%	4-16
ONE TIME PROGRAMMABLE PROM	2608	8192	1024 x 8	24	T.S.	450	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	4-17
MOS EPROM	1702A	2048	256 x 8	24	T.S.	1 μs	885	0 to 70	5V ± 5% -9V ± 5%	4-5
	1702A-2	2048	256 x 8	24	T.S.	650	959	0 to 70	5V ± 5% -9V ± 5%	
	1702A-6	2048	256 x 8	24	T.S.	1.5 μs	885	0 to 70	5V ± 5% -9V ± 5%	
	M1702A	2048	256 x 8	24	T.S.	850	960	-55 to 100	5V ± 10% -9V ± 10%	14-5
	1702AL	2048	256 x 8	24	T.S.	1 μs	221	0 to 70	5V ± 5% -9V ± 5%	4-9
	1702AL-2	2048	256 x 8	24	T.S.	650	221	0 to 70	5V ± 5% -9V ± 5%	
	2704	4096	512 x 8	24	T.S.	450	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	4-20
	2708	8192	1024 x 8	24	T.S.	450	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	4-21
	2708L	8192	1024 x 8	24	T.S.	450	425	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	
	2708-1	8192	1024 x 8	24	T.S.	350	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	
	I2708	8192	1024 x 8	24	T.S.	450	800	-40 to 85	12V ± 5% -5V ± 5%	13-4
	M2708	8192	1024 x 8	24	T.S.	450	750	-55 to 100	12V ± 10% -5V ± 10%	14-22
	2716	16384	2048 x 8	24	T.S.	450	525/132 ^[2]	0 to 70	5V ± 5%	4-23
	2716-1	16384	2048 x 8	24	T.S.	350	550/138 ^[2]	0 to 70	5V ± 10%	
	2716-2	16384	2048 x 8	24	T.S.	390	525/132 ^[2]	0 to 70	5V ± 5%	
	I2716	16384	2048 x 8	24	T.S.	450	603/165 ^[2]	-40 to 85	5V ± 5%	13-5
	M2716	16384	2048 x 8	24	T.S.	450	603/165 ^[2]	-55 to 100	5V ± 10%	14-28
2732	32768	4096 x 8	24	T.S.	450	788/158 ^[2]	0 to 70	5V ± 5%	4-28	
2758	8192	1024 x 8	24	T.S.	450	525/132 ^[2]	0 to 70	5V ± 5%	4-31	

Notes: 1. T.S. is a three state output.
2. Static standby mode feature.

ROM and PROM Programming Instructions 4-48

BIPOLAR PROM FAMILY

Type	No. of Bits	Organization	No. of Pins	Output ^[1]	Maximum Access (ns)	Maximum Power Dissipation (mW)	Operating Temperature Range (°C)	Power Supply	Page No.
3604A	4096	512x8	24	O.C.	70	895	0 to 75	5V ± 5%	4-36
3604A-2	4096	512x8	24	O.C.	60	895	0 to 75	5V ± 5%	
3604AL	4096	512x8	24	O.C.	90	685/135 ^[2]	0 to 75	5V ± 5%	
3624A	4096	512x8	24	T.S.	70	895	0 to 75	5V ± 5%	
3624A-2	4096	512x8	24	T.S.	60	895	0 to 75	5V ± 5%	
M3604A	4096	512x8	24	O.C.	90	1045	- 55 to 125	5V ± 10%	14-33
M3624A	4096	512x8	24	T.S.	90	1045	- 55 to 125	5V ± 10%	
3605A	4096	1024x4	18	O.C.	60	735	0 to 75	5V ± 5%	4-39
3605A-1	4096	1024x4	18	O.C.	50	735	0 to 75	5V ± 5%	
3625A	4096	1024x4	18	T.S.	60	735	0 to 75	5V ± 5%	
3625A-1	4096	1024x4	18	T.S.	50	735	0 to 75	5V ± 5%	
M3625A	4096	1024x4	18	T.S.	60	998	0 to 75	5V ± 5%	14-35
3628	8192	1024x8	24	T.S.	80	998	0 to 75	5V ± 5%	4-42
3628-4	8192	1024x8	24	T.S.	100	998	0 to 75	5V ± 5%	
3636	16384	2048x8	24	T.S.	80	998	0 to 75	5V ± 10%	4-45
3636-1	16384	2048x8	24	T.S.	65	998	0 to 75	5V ± 10%	
M3636	16384	2048x8	24	T.S.	80	998	- 50 to 125	5V ± 5%	14-38

Notes: 1. O.C. and T.S. are open collector and three-state output respectively.
 2. The 3604AL has a low power dissipation feature.

ROM and PROM Programming Instructions	4-48
---------------------------------------	------

PROM/ROM

PIN CONNECTIONS

The external lead connections to the 1702A differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. *The programming voltages and timing are shown in the Data Catalog ROM and PROM Programming Instructions section.*

PIN	12 (V _{CC})	13 (Program)	14 (CS)	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})	24 (V _{DD})
Read	V _{CC}	V _{CC}	GND	V _{CC}	V _{GG}	V _{CC}	V _{CC}	V _{DD}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG}	GND	GND	Pulsed V _{DD}

Absolute Maximum Ratings*

Ambient Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 Soldering Temperature of Leads (10 sec) +300°C
 Power Dissipation 2 Watts
 Read Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} +0.5V to -20V
 Program Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} -48V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = -9V ±5%, V_{GG} = -9V ±5%, unless otherwise noted.

READ OPERATION

Symbol	Test	1702A, 1702A-6 Limits			1702A-2 Limits			Unit	Conditions
		Min.	Typ. ^[1]	Max.	Min.	Typ. ^[1]	Max.		
I _{LI}	Address and Chip Select Input Load Current			1			1	μA	V _{IN} = 0.0V
I _{LO}	Output Leakage Current			1			1	μA	V _{OUT} = 0.0V, CS = V _{IH2}
I _{DD1} ^[1]	Power Supply Current		35	50		40	60	mA	CS = V _{IH2} , I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD2}	Power Supply Current		32	46		37	55	mA	CS = 0.0V, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD3}	Power Supply Current		38	60		43	65	mA	CS = V _{IH2} , I _{OL} = 0.0mA, T _A = 0°C, Continuous
I _{CF1}	Output Clamp Current		8	14		7	13	mA	V _{OUT} = -1.0V, T _A = 0°C, Continuous
I _{CF2}	Output Clamp Current		7	13		6	12	mA	V _{OUT} = -1.0V, T _A = 25°C, Continuous
I _{GG}	Gate Supply Current			1			1	μA	
V _{IL1}	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	V	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} -6	V _{DD}		V _{CC} -6	V	
V _{IH1}	Addr. Input High Voltage	V _{CC} -2		V _{CC} +0.3	V _{CC} -2		V _{CC} +0.3	V	
V _{IH2}	ChipSel. Input High Volt.	V _{CC} -2		V _{CC} +0.3	V _{CC} -1.5		V _{CC} +0.3	V	
I _{OL}	Output Sink Current	1.6	4		1.6	4		mA	V _{OUT} = 0.45V
I _{OH}	Output Source Current	-2.0			-2.0			mA	V _{OUT} = 0.0V
V _{OL}	Output Low Voltage		-3	0.45		-3	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5	4.5		3.5	4.5		V	I _{OH} = -200μA

Note 1: Typical values are at nominal voltages and T_A = 25°C.

A.C. Characteristics

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = -9\text{V} \pm 5\%$, $V_{GG} = -9\text{V} \pm 5\%$ unless otherwise noted

Symbol	Test	1702A Limits		1702A-2 Limits		1702A-6 Limits		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Freq.	Repetition Rate	1		1.6		0.66		MHz
t_{OH}	Previous Read Data Valid	0.1		0.1		0.1		μs
t_{ACC}	Address to Output Delay	1		0.65		1.5		μs
t_{CS}	Chip Select Delay	0.1		0.3		0.6		μs
t_{CO}	Output Delay From \overline{CS}	0.9		0.35		0.9		μs
t_{OD}	Output Deselect	0.3		0.3		0.3		μs

PROM/ROM

Capacitance * $T_A = 25^\circ\text{C}$

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C_{IN}	Input Capacitance	8	15	pF	$V_{IN} = V_{CC}$ $\overline{CS} = V_{CC}$ $V_{OUT} = V_{CC}$ $V_{GG} = V_{CC}$
C_{OUT}	Output Capacitance	10	15	pF	

All unused pins are at A.C. ground

*This parameter is periodically sampled and is not 100% tested.


Switching Characteristics

Conditions of Test:


Input pulse amplitudes: 0 to 4V; $t_R, t_F \leq 50$ ns

Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \leq 15$ ns), $C_L = 15$ pF

A) READ OPERATION




B) DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION




Typical Characteristics


OUTPUT CURRENT VS. V_{DD} SUPPLY VOLTAGE




OUTPUT CURRENT VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




I_{DD} CURRENT VS. TEMPERATURE



ACCESS TIME VS. LOAD CAPACITANCE



ACCESS TIME VS. TEMPERATURE



PROM/ROM



1702AL, 1702AL-2

2K (256 x 8) UV ERASABLE LOW POWER PROM

Part No.	MAXIMUM ACCESS (μ s)	t _{DVGG} (μ s)
1702AL	1.0	0.4
1702AL-2	0.65	0.3

- Clocked V_{GG} Mode for Low Power Dissipation
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed* Programmable: 100% Factory Tested
- Inputs and Outputs DTL and TTL Compatible
- Three-State Output: OR-tie Capability

PROM/ROM


The 1702AL is a 256 word by 8 bit electrically programmable ROM and is the same chip as the industry standard 1702A. The programming and erasing specifications are identical to the 1702A. The 1702AL operates with the V_{GG} clocked to reduce the power dissipation.

Initially all 2048 bits of the 1702AL are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit location. The 1702AL is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702AL to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

The 1702AL is fabricated with silicon gate technology. This low threshold technology allows the design and production of high performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

*Intel's liability shall be limited to replacing any unit which fails to program as desired.

PIN CONFIGURATION




*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING

PIN NAMES

A ₀ -A ₇	Address Inputs
CS	Chip Select Input
D _{OUT1} -D _{OUT8}	Data Outputs

BLOCK DIAGRAM



NOTE: In the read mode a logic 1 at the address inputs and data outputs is a high and logic 0 is a low.

U.S. Patent No. 3660819

1702AL, 1702AL-2

PIN CONNECTIONS

The external lead connections to the 1702AL differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. *The programming voltages and timing are shown in the Data Catalog ROM and PROM Programming Instructions section.*

PIN	12 (V _{CC})	13 (Program)	14 (CS)	15 (V _{BB})	16 (V _{GG})	22 (V _{CC})	23 (V _{CC})	24 (V _{DD})
Read	V _{CC}	V _{CC}	GND	V _{CC}	Clocked V _{GG}	V _{CC}	V _{CC}	V _{DD}
Programming	GND	Program Pulse	GND	V _{BB}	Pulsed V _{GG}	GND	GND	Pulsed V _{DD}

Absolute Maximum Ratings*

Ambient Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 Soldering Temperature of Leads (10 sec) +300°C
 Power Dissipation 2 Watts
 Read Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} +0.5V to -20V
 Program Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} -48V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = -9V ±5%, V_{GG}[1] = -9V ±5%, unless otherwise noted.




READ OPERATION

Symbol	Test	1702AL Limits			1702AL-2 Limits			Unit	Conditions
		Min.	Typ.[2]	Max.	Min.	Typ.[2]	Max.		
I _{LI}	Address and Chip Select Input Load Current			1			1	μA	V _{IN} = 0.0V
I _{LO}	Output Leakage Current			1			1	μA	V _{OUT} = 0.0V, \overline{CS} = V _{CC} -2
I _{DD01} [1]	Power Supply Current		7	10		7	10	mA	T _A =25°C \overline{CS} =V _{IH} , V _{GG} =V _{CC}
I _{DD02}	Power Supply Current			15			15	mA	T _A =0°C I _{OL} =0.0mA
I _{DD1} [1]	Power Supply Current		35	50		35	50	mA	\overline{CS} = V _{CC} -2, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD2}	Power Supply Current		32	46		32	46	mA	\overline{CS} = 0.0V, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD3}	Power Supply Current		38	60		38	60	mA	\overline{CS} = V _{CC} -2, I _{OL} = 0.0mA, T _A = 0°C, Continuous
I _{CF1}	Output Clamp Current		8	14		5.5	8	mA	V _{OUT} = -1.0V, T _A = 0°C, Continuous
I _{CF2}	Output Clamp Current		7	13		5	7	mA	V _{OUT} = -1.0V, T _A = 25°C, Continuous
I _{GG}	Gate Supply Current			1			1	μA	
V _{IL1}	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	V	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} -6	V _{DD}		V _{CC} -6	V	
V _{IH}	Address and Chip Select Input High Voltage	V _{CC} -2		V _{CC} +0.3	V _{CC} -2		V _{CC} +0.3	V	
I _{OL}	Output Sink Current	1.6	4		1.6	4		mA	V _{OUT} = 0.45V
I _{OH}	Output Source Current	-2.0			-2.0			mA	V _{OUT} = 0.0V
V _{OL}	Output Low Voltage		-3	0.45		-3	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5	4.5		3.5	4.5		V	I _{OH} = -200μA

NOTES: 1. The 1702AL is operated with the V_{GG} clocked to obtain low power dissipation. The average I_{DD} will vary between I_{DD0} and I_{DD1} (at 25°C) depending on the V_{GG} duty cycle (see curve opposite). 2. Typical values are at nominal voltage and T_A = 25°C.

PROM/ROM

TYPICAL CHARACTERISTICS



PROM/ROM

A.C. CHARACTERISTICS $T_A = 0^\circ C$ to $+70^\circ C$, $V_{CC} = +5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$ unless otherwise noted

Symbol	Test	1702AL Limits		1702AL-2 Limits		Unit
		Min.	Max.	Min.	Max.	
Freq.	Repetition Rate		1	1.6		MHz
t_{ACC}	Address to output delay		1	0.65		μs
t_{DVGG}	Clocked V_{GG} set up	0.4		0.3		μs
t_{CS}	Chip select delay		0.1	0.3		μs
t_{CO}	Output delay from \overline{CS}		0.9	0.35		μs
t_{OD}	Output deselect		0.3	0.3		μs
t_{OHC}	Data out hold in clocked V_{GG} mode		5	5		μs

CAPACITANCE $T_A = 25^\circ C$

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C_{IN}	Input Capacitance	8	15	pF	$V_{IN} = V_{CC}$ $CS = V_{CC}$ $V_{OUT} = V_{CC}$ $V_{GG} = V_{CC}$
C_{OUT}	Output Capacitance	10	15	pF	
C_{VGG}	V_{GG} Capacitance (Note 1)		30	pF	

All unused pins are at A.C. ground

*This parameter is periodically sampled and is not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes: 0 to 4V; $t_R, t_F \leq 50 ns$

Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \leq 15 ns$), $C_L = 15 pF$


A. READ OPERATION




B. DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION



A.C. Waveforms



Typical System Application (8K × 8 ROM Memory)



2332A 32K (4K × 8) ROM

- Single +5V ± 10% Power Supply
- Pin for Pin Compatible with the Intel® 2716 and 2732 EPROMs
- Low Power Dissipation:
 - 150 mA Max Active Current
 - 30 mA Max Standby Current
- Completely Static Operation
- Inputs and Outputs TTL Compatible
- Three-State Output for Direct Bus Interface
- MCS-85™ and MCS-86™ Compatible
- Independent Output Enable Function


PROM/ROM

The Intel® 2332A is a single +5V supply, 32,768-bit N-channel MOS read only memory organized as 4096 words by 8-bits. The 2332A has a static standby mode which reduces the active power dissipation by more than 75%.

The 2332A is ideal for microprocessor systems, especially those with common input and output bus structures. The separate output control, \overline{OE} , eliminates bus contention. Three-state outputs and TTL input/output levels further simplify system design.

A cost effective system development program may be implemented by using the pin compatible Intel® 2732, 32K UV EPROM for prototyping and the 2332A ROM for volume production. The 2732 is pin for pin compatible to the 2332A in all respects.


PIN CONFIGURATION



PIN NAMES

A ₀ - A ₁₁	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
O ₀ - O ₇	OUTPUTS

BLOCK DIAGRAM



Absolute Maximum Ratings*

Temperature Under Bias	-25°C to +85°C
Storage Temperature	-65°C to +125°C
V _{DD} With Respect to V _{BB}	+20V to -0.3V
V _{CC} and V _{SS} With Respect to V _{BB}	+15V to -0.3V
All Input or Output Voltages With Respect to V _{BB}	+15V to -0.3V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PROM/ROM

D.C. and Operating Characteristics


T_A = 0°C to 70°C, V_{CC} = +5V ±5%, V_{DD} = +12V ±5%, V_{BB}^[1] = -5V ±5%, V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Min.	Typ. ^[2]	Max.	Unit	Conditions
I _{LI}	Address and Chip Select Input Sink Current		1	10	μA	V _{IN} = 5.25V or V _{IN} = V _{IL}
I _{LO}	Output Leakage Current		1	10	μA	V _{OUT} = 5.5V, $\overline{CS}/WE = 5V$
I _{DD} ^[3]	V _{DD} Supply Current		50	65	mA	Worst Case Supply Currents: All Inputs High $\overline{CS}/WE = 5V$; T _A = 0°C
I _{CC} ^[3]	V _{CC} Supply Current		6	10	mA	
I _{BB} ^[3]	V _{BB} Supply Current		30	45	mA	
V _{IL}	Input Low Voltage	V _{SS}		0.65	V	
V _{IH}	Input High Voltage	3.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 1.6mA
V _{OH1}	Output High Voltage	3.7			V	I _{OH} = -100μA
V _{OH2}	Output High Voltage	2.4			V	I _{OH} = -1mA
P _D	Power Dissipation			800	mW	T _A = 70°C


- NOTES: 1. V_{BB} must be applied prior to V_{CC} and V_{DD}. V_{BB} must also be the last power supply switched off.
 2. Typical values are for T_A = 25°C and nominal supply voltages.
 3. The total power dissipation is specified at 800 mW. It is not calculated by summing the various currents (I_{DD}, I_{CC}, and I_{BB}) multiplied by their respective voltages since current paths exist between the various power supplies and V_{SS}. The I_{DD}, I_{CC}, and I_{BB} currents should be used to determine power supply capacity only.

Typical Characteristics


MAXIMUM JUNCTION TEMPERATURE VS. AMBIENT TEMPERATURE



RANGE OF SUPPLY CURRENTS VS. TEMPERATURE



ACCESS TIME VS. TEMPERATURE



A. C. Characteristics

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

Symbol	Parameter	Limits			Units
		Min.	Typ.	Max.	
t_{ACC}	Address to Output Delay		280	450	ns
t_{CO}	Chip Select to Output Delay		60	120	ns
t_{DF}	Chip Deselect to Output Float	0		120	ns
t_{OH}	Address to Output Hold	0			ns

PROM/ROM

CAPACITANCE^[1] $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$


Symbol	Parameter	Typ.	Max.	Unit.	Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$

A.C. TEST CONDITIONS:

Output Load: 1 TTL gate and $C_L = 100\text{ pF}$
 Input Rise and Fall Times: $\leq 20\text{ ns}$
 Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs.
 Input Pulse Levels: 0.65V to 3.0V

Note: 1. This parameter is periodically sampled and is not 100% tested.

Waveforms





2708/8708*

8K AND 4K UV ERASABLE PROM

	Max. Power	Max. Access	Organization
2708	800 mW	450 ns	1K x 8
2708L	425 mW	450 ns	1K x 8
2708-1	800 mW	350 ns	1K x 8
2704	800 mW	450 ns	512 x 8

PROM/ROM


- **Low Power Dissipation — 425 mW Max. (2708L)**
- **Fast Access Time — 350 ns Max. (2708-1)**
- **Static — No Clocks Required**
- **Data Inputs and Outputs TTL Compatible during both Read and Program Modes**
- **Three-State Outputs — OR-Tie Capability**

The Intel® 2708 is a 8192-bit ultraviolet light erasable and electrically reprogrammable EPROM, ideally suited where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatible during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures.

The 2708L at 425 mW is available for systems requiring lower power dissipation than from the 2708. A power dissipation savings of over 50%, without any sacrifice in speed, is obtained with the 2708L. The 2708L has high input noise immunity and is specified at 10% power supply tolerance. A high-speed 2708-1 is also available at 350 ns for microprocessors requiring fast access times. For smaller size systems there is the 4096-bit 2704 which is organized as 512 words by 8 bits. All these devices have the same programming and erasing specifications of the 2708. The 2704 electrical specifications are the same as the 2708.

The 2708 family is fabricated with the N-channel silicon gate FAMOS technology and is available in a 24-pin dual in-line package.

PIN CONFIGURATION




NOTE 1: PIN 22 MUST BE CONNECTED TO VSS FOR THE 2704.

PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS
O ₁ -O ₈	DATA OUTPUTS/INPUTS
CS/WE	CHIP SELECT/WRITE ENABLE INPUT

BLOCK DIAGRAM



PIN CONNECTION DURING READ OR PROGRAM

MODE	PIN NUMBER							
	DATA I/O 9-11, 13-17	ADDRESS INPUTS 1-8, 22, 23	V _{SS} 12	PROGRAM 18	V _{DD} 19	CS/WE 20	V _{BB} 21	V _{CC} 24
READ	D _{OUT}	A _{IN}	GND	GND	+12	V _{IL}	-5	+5
DESELECT	HIGH IMPEDANCE	DON'T CARE	GND	GND	+12	V _{IH}	-5	+5
PROGRAM	D _{IN}	A _{IN}	GND	PULSED 26V	+12	V _{IHW}	-5	+5

*All 8708 specifications are identical to the 2708 specifications.

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

Absolute Maximum Ratings*

Temperature Under Bias	-25°C to +85°C
Storage Temperature	-65°C to +125°C
V _{DD} With Respect to V _{BB}	+20V to -0.3V
V _{CC} and V _{SS} With Respect to V _{BB}	+15V to -0.3V
All Input or Output Voltages With Respect to V _{BB} During Read	+15V to -0.3V
CS/WE Input With Respect to V _{BB} During Programming	+20V to -0.3V
Program Input With Respect to V _{BB}	+35V to -0.3V
Power Dissipation	1.5W

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Conditions During Read

	2708	2708-1	2708L
Temperature Range	0°C - 70°C	0°C - 70°C	0°C - 70°C
V _{CC} Power Supply	5V ± 5%	5V ± 5%	5V ± 10%
V _{DD} Power Supply	12V ± 5%	12V ± 5%	12V ± 10%
V _{BB} Power Supply	-5V ± 5%	-5V ± 5%	-5V ± 10%

READ OPERATION


D.C. and Operating Characteristics

Symbol	Parameter	2708, 2708-1 Limits			2708L Limits			Units	Test Conditions
		Min.	Typ. [2]	Max.	Min.	Typ. [2]	Max.		
I _{L1}	Address and Chip Select Input Sink Current	1		10	1		10	μA	V _{IN} = 5.25V or V _{IN} = V _{IL}
I _{LO}	Output Leakage Current	1		10	1		10	μA	V _{OUT} = 5.5V, CS/WE = 5V
I _{DD} [3]	V _{DD} Supply Current	50		65	21		28	mA	Worst Case Supply Currents [4]: All Inputs High;
I _{CC} [3]	V _{CC} Supply Current	6		10	2		4	mA	CS/WE = 5V; T _A = 0°C
I _{BB} [3]	V _{BB} Supply Current	30		45	10		14	mA	
V _{IL}	Input Low Voltage	V _{SS}		0.65	V _{SS}		0.65	V	
V _{IH}	Input High Voltage	3.0		V _{CC} +1	2.2		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45			0.4	V	I _{OL} = 1.6mA (2708, 2708-1) I _{OL} = 2mA (2708L)
V _{OH1}	Output High Voltage	3.7			3.7			V	I _{OH} = -100 μA
V _{OH2}	Output High Voltage	2.4			2.4			V	I _{OH} = -1 mA
PD	Power Dissipation			800			325	mW	T _A = 70°C
							425	mW	T _A = 0°C

- NOTES: 1. V_{BB} must be applied prior to V_{CC} and V_{DD}. V_{BB} must also be the last power supply switched off
 2. Typical values are for T_A = 25°C and nominal supply voltages.
 3. The total power dissipation is not calculated by summing the various currents (I_{DD}, I_{CC}, and I_{BB}) multiplied by their respective voltages since current paths exist between the various power supplies and V_{SS}. The I_{DD}, I_{CC}, and I_{BB} currents should be used to determine power supply capacity only.
 4. I_{BB} for the 2708L is specified in the programmed state and is 18 mA maximum in the unprogrammed state.


2708L

RANGE OF SUPPLY CURRENTS VS. TEMPERATURE




2708 AND 2708-1

RANGE OF SUPPLY CURRENTS VS. TEMPERATURE



ACCESS TIME VS. TEMPERATURE



PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

Absolute Maximum Ratings*

Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 All Input or Output Voltages with Respect to Ground +6V to -0.3V
 V_{PP} Supply Voltage with Respect to Ground During Program +26.5V to -0.3V

**COMMENT:* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Conditions During Read

	2716	2716-1	2716-2
Temperature Range	0°C - 70°C	0°C - 70°C	0°C - 70°C
V _{CC} Power Supply [1,2]	5V ± 5%	5V ± 10%	5V ± 5%
V _{PP} Power Supply [2]	V _{CC}	V _{CC}	V _{CC}

PROM/ROM




READ OPERATION

D.C. and Operating Characteristics

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. [3]	Max.		
I _{LI}	Input Load Current			10	μA	V _{IN} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{PP1} [2]	V _{PP} Current			5	mA	V _{PP} = 5.25V
I _{CC1} [2]	V _{CC} Current (Standby)		10	25	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC2} [2]	V _{CC} Current (Active)		57	100	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V _{IL}	Input Low Voltage	-0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

- NOTES: 1. V_{CC} must be applied simultaneously or before V_{pp} and removed simultaneously or after V_{pp}.
 2. V_{pp} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{pp1}.
 3. Typical values are for T_A = 25°C and nominal supply voltages.
 4. This parameter is only sampled and is not 100% tested.

Typical Characteristics



A.C. Characteristics

Symbol	Parameter	2716 Limits		2716-1 Limits		2716-2 Limits		Unit	Test Conditions	
		Min	Typ ^[3]	Max	Min	Typ ^[3]	Max			Min
t _{ACC}	Address to Output Delay			450		350		390	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t _{CE}	\overline{CE} to Output Delay			450		350		390	ns	$\overline{OE} = V_{IL}$
t _{OE}	Output Enable to Output Delay			120		120		120	ns	$\overline{CE} = V_{IL}$
t _{DF}	Output Enable High to Output Float	0		100	0	100	0	100	ns	$\overline{CE} = V_{IL}$
t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} Whichever Occurred First	0			0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$


Capacitance^[4] T_A = 25°C, f = 1 MHz

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C _{IN}	Input Capacitance	4	6	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	8	12	pF	V _{OUT} = 0V

A.C. Test Conditions:

Output Load: 1 TTL gate and C_L = 100 pF
 Input Rise and Fall Times: ≤ 20 ns
 Input Pulse Levels: 0.8V to 2.2V
 Timing Measurement Reference Level:
 Inputs 1V and 2V
 Outputs 0.8V and 2V

A. C. Waveforms [1]




- NOTE: 1. V_{CC} must be applied simultaneously or before V_{pp} and removed simultaneously or after V_{pp}.
 2. V_{pp} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{pp1}.
 3. Typical values are for T_A = 25°C and nominal supply voltages.
 4. This parameter is only sampled and is not 100% tested.
 5. \overline{OE} may be delayed up to t_{ACC} - t_{OE} after the falling edge of \overline{CE} without impact on t_{ACC}.
 6. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROM/ROM


TYPICAL 16K EPROM SYSTEM

PROM/ROM



- This scheme accomplished by using \overline{CE} (PD) as the primary decode. \overline{OE} (CS) is now controlled by previously unused signal. RD now controls data on and off the bus by way of \overline{OE} .
- A selected 2716 is available for systems which require \overline{CE} access of less than 450 ns for decode network operation.
- The use of a PROM as a decoder allows for:
 - a) Compatibility with upward (and downward) memory expansion.
 - b) Easy assignment of ROM memory modules, compatible with PL/M modular software concepts.

8K, 16K, 32K, 64K 5V EPROM/ROM FAMILY
PRINTED CIRCUIT BOARD LAYOUT



ERASURE CHARACTERISTICS

The erasure characteristics of the 2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2716 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instruction Section) for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The 2716 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The five modes of operation of the 2716 are listed in Table I. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are a +5V V_{CC} and a V_{PP}. The V_{PP} power supply must be at 25V during the three programming modes, and must be at 5V in the other two modes.

TABLE I. MODE SELECTION

PINS MODE	\overline{CE}/PGM (18)	\overline{OE} (20)	V _{PP} (21)	V _{CC} (24)	OUTPUTS (9-11, 13-17)
Read	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IH}	+25	+5	High Z

READ MODE

The 2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs 120 ns (t_{OE}) after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} – t_{OE}.

STANDBY MODE

The 2716 has a standby mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. The 2716 is placed in the standby mode by applying a TTL high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

OUTPUT OR-TIEING

Because 2716's are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 18) be decoded and used as the primary device selecting function, while \overline{OE} (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2716 is in the programming mode when the V_{PP} power supply is at 25V and \overline{OE} is at V_{IH}. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high, TTL program pulse is applied to the \overline{CE}/PGM input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the \overline{CE}/PGM input.

Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the \overline{CE}/PGM input programs the paralleled 2716s.

PROGRAM INHIBIT

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for \overline{CE}/PGM , all like inputs (including \overline{OE}) of the paralleled 2716s may be common. A TTL level program pulse applied to a 2716's \overline{CE}/PGM input with V_{PP} at 25V will program that 2716. A low level \overline{CE}/PGM input inhibits the other 2716 from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with V_{PP} at 25V. Except during programming and program verify, V_{PP} must be at 5V.

2732

32K (4K x 8) UV ERASABLE PROM

PROM/ROM


- **Single +5V ± 5% Power Supply**
- **Output Enable for MCS-85™ and MCS-86™ Compatibility**
- **Fast Access Time: 450ns Max.**
- **Low Power Dissipation:**
 150mA Max. Active Current
 30mA Max. Standby Current
- **Pin Compatible to Intel® 2716 EPROM and 2332/2364 ROMs**
- **Completely Static**
- **Simple Programming Requirements**
 — Single Location Programming
 — Programs with One 50ms Pulse
- **Three-State Output for Direct Bus Interface**

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5-volt power supply, has a standby mode, and features an output enable control. For production, the pin compatible 2332 and 2364 ROMs are available. The total programming time for all bits is three and a half minutes. All these features make designing with the 2732 in microcomputer systems faster, easier, and more economical.

An important 2732 feature is the separate output control, Output Enable (\overline{OE}), from the Chip Enable control (\overline{CE}). The \overline{OE} control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-30 describes the microprocessor system implementation of the \overline{OE} and \overline{CE} controls on Intel's 2716 and 2732 EPROMs. AP-30 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150mA, while the maximum standby current is only 30mA, an 80% savings. The standby mode is achieved by applying a TTL-high signal to the \overline{CE} input.

PIN CONFIGURATION




PIN NAMES

A ₀ -A ₁₁	ADDRESSES
\overline{CE}	CHIP ENABLE
\overline{OE}	OUTPUT ENABLE
O ₀ -O ₇	OUTPUTS

MODE SELECTION

MODE \ PINS	\overline{CE} (18)	\overline{OE}/V_{PP} (20)	V _{CC} (24)	OUTPUTS (9-11,13-17)
Read	V _{IL}	V _{IL}	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	High Z
Program	V _{IL}	V _{PP}	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+5	D _{OUT}
Program Inhibit	V _{IH}	V _{PP}	+5	High Z

BLOCK DIAGRAM



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input or Output Voltages with Respect to Ground	+6V to -0.3V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS




T_A = 0°C to 70°C, V_{CC} = +5V ± 5%

READ OPERATION

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[1]	Max.		
I _{L1}	Input Load Current (except \overline{OE}/V_{PP})			10	μA	V _{IN} = 5.25V
I _{L2}	\overline{OE}/V_{PP} Input Load Current			300	μA	V _{IN} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{CC1}	V _{CC} Current (Standby)		15	30	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC2}	V _{CC} Current (Active)		85	150	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V _{IL}	Input Low Voltage	-0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400μA

Note: 1. Typical values are for T_A = 25°C and nominal supply voltages.

TYPICAL CHARACTERISTICS



PROM/ROM

PRELIMINARY
 Note: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
t_{ACC}	Address to Output Delay			450	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t_{CE}	\overline{CE} to Output Delay			450	ns	$\overline{OE} = V_{IL}$
t_{OE}	Output Enable to Output Delay			120	ns	$\overline{CE} = V_{IL}$
t_{DF}	Output Enable High to Output Float	0		100	ns	$\overline{CE} = V_{IL}$
t_{OH}	Address to Output Hold	0			ns	$\overline{CE} = \overline{OE} = V_{IL}$

CAPACITANCE^[2] $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN1}	Input Capacitance Except \overline{OE}/V_{PP}	4	6	pF	$V_{IN} = 0\text{V}$
C_{IN2}	\overline{OE}/V_{PP} Input Capacitance		20	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance		12	pF	$V_{OUT} = 0\text{V}$

A.C. TEST CONDITIONS

Output Load: 1 TTL gate and $C_L = 100\text{pF}$

Input Rise and Fall Times: $\leq 20\text{ns}$


Input Pulse Levels: 0.8V to 2.2V

Timing Measurement Reference Level:

Inputs 1V and 2V

Outputs 0.8V and 2V

A.C. WAVEFORMS^[3]



NOTES:

1. TYPICAL VALUES ARE FOR $T_A = 25^\circ\text{C}$ AND NOMINAL SUPPLY VOLTAGES
2. THIS PARAMETER IS ONLY SAMPLED AND IS NOT 100% TESTED.
3. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
4. \overline{OE} MAY BE DELAYED UP TO 330ns AFTER THE FALLING EDGE OF \overline{CE} WITHOUT IMPACT ON t_{ACC} .
5. t_{DF} IS SPECIFIED FROM \overline{OE} OR \overline{CE} , WHICHEVER OCCURS FIRST.



2758

8K (1K x 8) UV ERASABLE LOW POWER PROM

- Single +5V Power Supply
- Simple Programming Requirements
Single Location Programming Programs with One 50 ms Pulse
- Low Power Dissipation
525 mW Max. Active Power
132 mW Max. Standby Power
- Fast Access Time: 450 ns Max. in Active and Standby Power Modes
- Inputs and Outputs TTL Compatible during Read and Program
- Completely Static
- Three-State Outputs for OR-Ties


PROM/ROM

The Intel® 2758 is a 8192-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2758 operates from a single 5-volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical. The total programming time for all 8192 bits is 50 seconds.

The 2758 has a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW, while the maximum standby power dissipation is only 132 mW, a 75% savings. Power-down is achieved by applying a TTL-high signal to the \overline{CE} input.

A 2758 system may be designed for total upwards compatibility with Intel's 16K 2716 EPROM (see Applications Note 30). The 2758 maintains the simplest and fastest method yet devised for programming EPROMs — single pulse TTL-level programming. There is no need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time — either individually, sequentially, or at random, with the single address location programming.

PIN CONFIGURATION




MODE SELECTION

MODE \ PINS	\overline{CE}/PGM	A_R	\overline{OE}	V_{PP}	V_{CC}	OUTPUTS
	(18)	(19)	(20)	(21)	(24)	(9-11, 13-17)
Read	V_{IL}	V_{IL}	V_{IL}	+5	+5	D_{OUT}
Standby	V_{IH}	V_{IL}	Don't Care	+5	+5	High Z
Program	Pulsed V_{IL} to V_{IH}	V_{IL}	V_{IH}	+25	+5	D_{IN}
Program Verify	V_{IL}	V_{IL}	V_{IL}	+25	+5	D_{OUT}
Program Inhibit	V_{IL}	V_{IL}	V_{IH}	+25	+5	High Z

PIN NAMES

A_0-A_9	ADDRESSES
\overline{CE}/PGM	CHIP ENABLE/PROGRAM
\overline{OE}	OUTPUT ENABLE
O_0-O_7	OUTPUTS
A_R	SELECT REFERENCE INPUT LEVEL

BLOCK DIAGRAM



PROGRAMMING

The programming specifications are described in the Data Catalog PROMiROM Programming Instructions section.

Absolute Maximum Ratings*

Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 All Input or Output Voltages with
 Respect to Ground +6V to -0.3V
 V_{PP} Supply Voltage with Respect
 to Ground During Programming. +26.5V to -0.3V

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION




D.C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC}^[1,2] = +5V ±5%, V_{PP}^[2] = V_{CC}

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[3]	Max.		
I _{LI}	Input Load Current			10	μA	V _{IN} = 5.25V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.25V
I _{PP1} ^[2]	V _{PP} Current			5	mA	V _{PP} = 5.25V
I _{CC1} ^[2]	V _{CC} Current (Standby)		10	25	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC2} ^[2]	V _{CC} Current (Active)		57	100	mA	$\overline{OE} = \overline{CE} = V_{IL}$
A _R ^[4]	Select Reference Input Level	-0.1		0.8	V	I _{IN} = 10 μA
V _{IL}	Input Low Voltage	-0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} + 1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -400 μA

- NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 2. V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1}.
 3. Typical values are for T_A = 25°C and nominal supply voltages.
 4. A_R is a reference voltage level which requires an input current of only 10 μA. The 2758 S1865 is also available which has a reference voltage level of V_{IH} instead of V_{IL}.

Typical Characteristics



A.C. Characteristics

$T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC}^{[1]} = +5\text{V } \pm 5\%$, $V_{PP}^{[2]} = V_{CC}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[3]	Max.		
t_{ACC}	Address to Output Delay		250	450	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t_{CE}	\overline{CE} to Output Delay		280	450	ns	$\overline{OE} = V_{IL}$
t_{OE}	Output Enable to Output Delay			120	ns	$\overline{CE} = V_{IL}$
t_{DF}	Output Enable High to Output Float	0		100	ns	$\overline{CE} = V_{IL}$
t_{OH}	Output Hold From Addresses, \overline{CE} or \overline{OE} Whichever Occurred First	0			ns	$\overline{CE} = \overline{OE} = V_{IL}$

Capacitance^[4] $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$


Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$

NOTE: Please refer to page 2 for notes.

A.C. Test Conditions:

Output Load: 1 TTL gate and $C_L = 100\text{ pF}$
 Input Rise and Fall Times: $\leq 20\text{ ns}$
 Input Pulse Levels: 0.8V to 2.2V
 Timing Measurement Reference Level:
 Inputs 1V and 2V
 Outputs 0.8V and 2V

A.C. Waveforms^[5]



- NOTES:**
- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 - V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1} .
 - Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
 - This parameter is only sampled and is not 100% tested.
 - All times shown in parentheses are minimum times and are nsec unless otherwise specified.
 - \overline{OE} may be delayed up to 330 ns after the falling edge of \overline{CE} without impact on t_{ACC} .
 - t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROM/ROM

ERASURE CHARACTERISTICS

The erasure characteristics of the 2758 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2758 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2758 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2758 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog Programming Section) for the 2758 is exposure to short-wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated does (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12,000 μW/cm² power rating. The 2758 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The five modes of operation of the 2758 are listed in Table 1. It should be noted that all inputs for the five modes are at TTL levels. The power supplied required are a +5V V_{CC} and a V_{PP}. The V_{PP} power supply must be at 25V during the two programming modes, and must be at 5V in the other three modes. In all operational modes, A_R must be at V_{IL} (except for the 2758 S1865 which has A_R at V_{IH}).

TABLE 1. MODE SELECTION

PINS MODE	\overline{CE}/PGM (18)	A _R (19)	\overline{OE} (20)	V _{PP} (21)	V _{CC} (24)	OUTPUTS (9-11, 13-17)
Read	V _{IL}	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Standby	V _{IH}	V _{IL}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IL}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IL}	V _{IH}	+25	+5	High Z

READ MODE

The 2758 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at

the outputs 120 ns (t_{OE}) after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} - t_{OE}.

STANDBY MODE

The 2758 has a standby mode which reduces the active power dissipation by 75%, from 525 mW to 132 mW. The 2758 is placed in the standby mode by applying a TTL high signal to \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

OUTPUT OR-TIEING

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:

- the lowest possible memory Power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 18) be decoded and used as the primary device selecting function, while \overline{OE} (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING

Initially, and after each erasure, all bits of the 2758 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2758 is in the programming mode when the V_{PP} power supply is at 25V and \overline{OE} is at V_{IH}. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high, TTL program pulse is applied to the \overline{CE}/PGM input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

The 2758 must be programmed with a DC signal applied to the \overline{CE}/PGM input.

Programming of multiple 2758s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2758s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the \overline{CE}/PGM input programs the paralleled 2758s.

PROGRAM INHIBIT

Programming of multiple 2758s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}/\text{PGM}$, all like inputs (including $\overline{\text{OE}}$) of the parallel 2758s may be common. A TTL level program pulse applied to a 2758's $\overline{\text{CE}}/\text{PGM}$ input with V_{PP} at 25V will program that 2758. A low level $\overline{\text{CE}}/\text{PGM}$ input inhibits the other 2758 from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with V_{PP} at 25V. Except during programming and program verify, V_{PP} must be at 5V.



3604A, 3624A FAMILY 4K (512 × 8) HIGH-SPEED PROM

	3604A-2 3624A-2	3604A 3624A	3604AL
Max. T_A (ns)	60	70	90
Max. I_{CC} (mA)	170	170	130/25*

*Standby Current When The Chip is Deselected.

- Fast Access Time
--60ns Max (3604A-2, 3624A-2)
 - Low Standby Power Dissipation
(3604AL) --32 μ W/Bit Max
 - Open Collector (3604A)
or Three State (3624A)
Outputs
- Four Chip Select Inputs
For Easy Memory
Expansion
 - Polycrystalline Silicon Fuse
For Higher Reliability
 - Hermetic 24 Pin DIP

The Intel® 3604A/3624A are 4096-bit bipolar PROMs organized as 512 words by 8 bits. The fast second generation 3604A/3624A replaces its Intel predecessor, the 3604/3624. Higher speed PROMs, the 3604A-2/3624A-2, are now available at 60 ns. All 3604A/3624A specifications, except programming, are the same as or better than the 3604/3624. Once programmed, the 3604A/3624A are interchangeable with the 3604/3624.

The PROMs are manufactured with all outputs initially logically high. Logic low levels can be electrically programmed in selected bit locations. Both open collector and three-state outputs are available. Low standby power dissipation can be achieved with the 3604AL. The standby power dissipation is approximately 20% of the active power dissipation.

The 3604A/3624A are available in a hermetic 24-pin dual in-line package. These PROMs are manufactured with the time-proven polycrystalline silicon fuse technology.


Mode/Pin Connection	Pin 22	Pin 24
READ: 3604A, 3604A-2 3624A, 3624A-2 3604AL	No Connect or 5V	5V
PROGRAM: 3604A, 3604A-2 3624A, 3624A-2 3604AL	Pulsed 12.5V	Pulsed 12.5V
STANDBY: 3604AL	Power dissipation is automatically reduced whenever the 3604AL is deselected.	

PIN NAMES


$A_0 - A_8$	ADDRESS INPUTS
$CS_1 - CS_2$ $CS_3 - CS_4$	CHIP SELECT INPUTS ^[1]
$O_1 - O_8$	DATA OUTPUTS

[1] To select the PROM $\overline{CS}_1 = \overline{CS}_2 = 0$
and $CS_3 = CS_4 = 1$.


PIN CONFIGURATION



BLOCK DIAGRAM



LOGIC SYMBOL



PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions

Absolute Maximum Ratings*

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7 Volts
All Input Voltages	-1.6 to 5.5V
Output Currents	100mA

***COMMENT**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

D. C. Characteristics: All Limits Apply for $V_{CC} = +5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I _{FA}	Address Input Load Current		-0.05	-0.25	mA	V _{CC} = 5.25V, V _A = 0.45V
I _{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	V _{CC} = 5.25V, V _S = 0.45V
I _{RA}	Address Input Leakage Current			40	μA	V _{CC} = 5.25V, V _A = 5.25V
I _{RS}	Chip Select Input Leakage Current			40	μA	V _{CC} = 5.25V, V _S = 5.25V
V _{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	V _{CC} = 4.75V, I _A = -10 mA
V _{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V _{CC} = 4.75V, I _S = -10 mA
V _{OL}	Output Low Voltage		0.3	0.45	V	V _{CC} = 4.75V, I _{OL} = 15 mA
I _{CEX}	Output Leakage Current			100	μA	V _{CC} = 5.25V, V _{CE} = 5.25V
I _{CC1}	Power Supply Current (3604A, 3604A-2, 3624A, and 3624A-2)		130	170	mA	V _{CC1} = 5.25V, V _{A0} →V _{A8} = 0V, $\overline{CS}_1 = \overline{CS}_2 = 0V$, CS ₃ = CS ₄ = 5.25V
I _{CC2}	Power Supply Current (3604AL)					V _{CC2} = 5.25V, V _{CC1} = Open
	Active		100	130	mA	$\overline{CS}_1 = \overline{CS}_2 = 0.45V$, CS ₃ = CS ₄ = 2.4V
	Standby		15	25	mA	$\overline{CS}_1 = \overline{CS}_2 = 2.5V$
V _{IL}	Input "Low" Voltage			0.85	V	V _{CC} = 5.0V
V _{IH}	Input "High" Voltage	2.0			V	V _{CC} = 5.0V

3624A FAMILY ONLY

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
I _{IO}	Output Leakage for High Impedance Stage			100	μA	V _O = 5.25V or 0.45V, V _{CC} = 5.25V, CS ₁ = CS ₂ = 2.4V
I _{SC} ^[2]	Output Short Circuit Current	-20	-25	-70	mA	V _O = 0V, V _{CC} = 4.75V
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -2.4mA, V _{CC} = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage.
 2. Unmeasured outputs are open during this test.

PROM/ROM

A. C. Characteristics $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ C$ to $+75^\circ C$

SYMBOL	PARAMETER	MAXIMUM LIMITS (ns)			UNIT	TEST CONDITIONS
		3604A-2 3624A-2	3604A 3624A	3604AL		
t_{A++} , t_{A--} t_{A+-} , t_{A-+}	Address to Output Delay	60	70	90	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ and $CS_3 = CS_4 = V_{IH}$ to Select the PROM
t_{S++}	Chip Select to Output Delay	30	30	30	ns	
t_{S--}	Chip Select to Output Delay	30	30	120	ns	

PROM/ROM

Capacitance ⁽¹⁾ $T_A = 25^\circ C$, $f = 1$ MHz

SYMBOL	PARAMETER	LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	4	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	6	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	7	15	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

Switching Characteristics

Conditions of Test:


- Input pulse amplitudes - 2.5V
- Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
- Speed measurements are made at 1.5 volt levels
- Output loading is 15 mA and 30 pF
- Frequency of test - 2.5 MHz

15 mA TEST LOAD




Waveforms

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





3605A, 3625A 4K (1K x 4) PROM

3605A-1, 3625A-1	50 ns Max.
3605A, 3625A	60 ns Max.

- $\pm 10\%$ Power Supply Tolerance
 - Fast Access Time: 40 ns Typically
 - Lower Power Dissipation: 0.14 mW/Bit Typically
 - Simple Memory Expansion Two Chip Select Inputs
- Open Collector (3605A) and Three-State (3625A) Outputs
 - Polycrystalline Silicon Fuse for Higher Reliability
 - Hermetic 18-Pin DIP


PROM/ROM

The Intel® 3605A and 3625A families are high density, 4096-bit bipolar PROMs organized as 1024 words by 4 bits. The 1024 by 4 organization gives ideal word or bit modularity for memory array expansion. The 3605A has open collector outputs and the 3625A has three-state outputs. The 3605A and 3625A are fully specified over the 0°C to 75°C temperature range with $\pm 10\%$ power supply variation. Maximum access times of 50 ns (3605A-1/3625A-1) and 60 ns (3605A/3625A) are available at a typical power dissipation of 0.14 mW/bit.


The 3605A/3625A are packaged in an 18-pin dual in-line hermetic package with 300 milli-inch centers. Thus, twice the bit density can be achieved with the 3605A/3625A in the same memory board areas as 512 by 8-bit PROMs in 24-pin packages.

The highly reliable polycrystalline silicon fuse technology is used in the manufacturing of the 3605A and 3625A families. All outputs are initially a logical high and logic low levels can be electrically programmed in selected bit locations.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

$A_0 - A_9$	ADDRESS INPUTS
CS	CHIP SELECT INPUT
$O_1 - O_4$	OUTPUTS

BLOCK DIAGRAM



3605A, 3625A FAMILIES

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions.

Absolute Maximum Ratings*

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7 Volts
All Input Voltages	-1V to 5.5V
Output Currents	100mA

***COMMENT**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

PROM/ROM

D. C. Characteristics: All Limits Apply for $V_{CC} = +5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ. ^[1]	Max.	Unit	
I_{FA}	Address Input Load Current		-0.05	-0.25	mA	$V_{CC}=5.5V, V_A=0.45V$
I_{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	$V_{CC}=5.5V, V_S=0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC}=5.5V, V_A = 5.5V$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC}=5.5V, V_S = 5.5V$
V_{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	$V_{CC}=4.5V, I_A=-10mA$
V_{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	$V_{CC}=4.5V, I_S=-10mA$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC}=4.5V, I_{OL}=15mA$
I_{CEX}	3605A Output Leakage Current			40	μA	$V_{CC}=5.5V, V_{CE}=5.5V$
I_{CC}	Power Supply Current		110	140	mA	$V_{CC}=5.5V, V_{AO} \rightarrow V_{A9}=0V, \overline{CS}_1=\overline{CS}_2=V_{IH}$
V_{IL}	Input "Low" Voltage			0.85	V	
V_{IH}	Input "High" Voltage	2.0			V	

3625, 3625-1 ONLY

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
I_{O1}	Output Leakage for High Impedance Stage			40	μA	$V_O=5.5V$ or $0.45V, V_{CC}=5.5V, \overline{CS}_1=\overline{CS}_2=2.4V$
$I_{SC}^{[1]}$	Output Short Circuit Current	-20	-35	-80	mA	$V_O = 0V$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -2.4mA, V_{CC} = 4.5V$

NOTES: 1. Unmeasured outputs are open during this test.

A. C. Characteristics $V_{CC} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	Limits		Unit	Conditions
		3605A-1 3625A-1	3605A 3625A		
t_{A++}, t_{A--} t_{A+-}, t_{A-+}	Address to Output Delay	50	60	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ to select the PROM.
t_{S++}	Chip Select to Output Delay	30	30	ns	
t_{S--}	Chip Select to Output Delay	30	30	ns	

Capacitance ⁽¹⁾ $T_A = 25^\circ C$, $f = 1$ MHz

SYMBOL	PARAMETER	LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	3	8	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	4	8	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	5	10	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

Switching Characteristics

Conditions of Test:


Input pulse amplitudes - 2.5V
 Input pulse rise and fall times of
 5 nanoseconds between 1 volt and 2 volts
 Speed measurements are made at 1.5 volt levels
 Output loading is 15 mA and 30 pF
 Frequency of test - 2.5 MHz

15mA TEST LOAD




Waveforms

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





3628

8K (1K X 8) BIPOLAR PROM

3628	80 ns Max.
3628-4	100 ns Max.


PROM/ROM

- Fast Access Time: 65 ns Typically
- Low Power Dissipation: 0.09mW/Bit Typically
- Four Chip Select Inputs for Easy Memory Expansion
- Three-State Outputs
- Hermetic 24-Pin DIP
- Polycrystalline Silicon Fuses for Higher Fuse Reliability


The Intel® 3628 is a fully decoded 8192-bit PROM organized as 1024 words by 8 bits. The worst case access time of 80 ns is specified over the 0°C to 75°C temperature range and 5% V_{CC} power supply tolerances. There are four chip selects provided to facilitate expansion into larger PROM arrays. It uses Schottky clamped TTL technology with polycrystalline silicon fuses. All outputs are initially high and logic low levels can be electrically programmed in selected bit locations.

Prior to the 8192 bit 3628, the highest density bipolar PROM available was 4096 bits. The high density of the 3628 now easily doubles the capacity without an increase in area on existing designs currently using 512 words by 8 bit PROMs. The e is also little, if any, penalty in power since the 3628 power/bit is approximately one-half that of 4K PROMs. The 3628 is packaged in a hermetic 24-pin dual in-line package.


PIN CONFIGURATION



BLOCK DIAGRAM



LOGIC SYMBOL



PIN NAMES

A ₀ - A ₈	ADDRESS INPUTS
CS ₁ - CS ₂	CHIP SELECT INPUTS ^[1]
CS ₃ - CS ₄	
O ₁ - O ₈	DATA OUTPUTS

[1] To select the PROM $\overline{CS}_1 = \overline{CS}_2 = V_{IL}$
and $CS_3 = CS_4 = V_{IH}$

PROGRAMMING

The programming specifications are described in the PROM programming section of the Data Catalog.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7 Volts
All Input Voltages	-1V to 5.5V
Output Currents	100mA

*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS: All Limits Apply for $V_{CC} = +5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ. ^[1]	Max.	Unit	
I_{FA}	Address Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.25V$, $V_A = 0.45V$
I_{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.25V$, $V_S = 0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC} = 5.25V$, $V_A = 5.25V$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC} = 5.25V$, $V_S = 5.0V$
$ I_{OL} $	Output Leakage for High Impedance State			100	μA	$V_O = 5.25V$ or $0.45V$, $V_{CC} = 5.25V$, $CS_1 = CS_2 = 2.4V$
$I_{SC}^{[2]}$	Output Short Circuit Current	-20	-25	-80	mA	$V_O = 0V$
V_{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.75V$, $I_A = -10mA$
V_{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.75V$, $I_S = -10mA$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC} = 4.75V$, $I_{OL} = 10mA$
V_{OH}	Output High Voltage	2.4	3.4		V	$I_{OH} = -2.4mA$, $V_{CC} = 4.75V$
I_{CC}	Power Supply Current		150	190	mA	$V_{CC} = 5.25V$, $V_{A0} \rightarrow V_{A9} = 0V$, PROM deselected
V_{IL}	Input "Low" Voltage			0.85	V	$V_{CC} = 5.0V$
V_{IH}	Input "High" Voltage	2.0			V	$V_{CC} = 5.0V$

- NOTES: 1. Typical values are at 25°C and at nominal voltage.
2. Unmeasured outputs are open during this test.

A.C. CHARACTERISTICS $V_{CC} = +5V \pm 5\%$, $T_A = 0^\circ C$ to $+75^\circ C$

SYMBOL	PARAMETER	MAX. LIMITS		UNIT	CONDITIONS
		3628	3628-4		
t_A	Address to Output Delay	80	100	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ and $CS_3 = CS_4 = V_{IH}$ to select the PROM.
t_{EN}	Output Enable Time	40	45	ns	
t_{DIS}	Output Disable Time	40	45	ns	

PROM/ROM

CAPACITANCE ⁽¹⁾ $T_A = 25^\circ C$, $f = 1$ MHz

SYMBOL	PARAMETER	TYP. LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	4	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	6	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	7	15	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$

NOTE 1: This parameter is only periodically sampled and is not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test:

Input pulse amplitudes - 2.5V

Input pulse rise and fall times of


5 nanoseconds between 1 volt and 2 volts

Speed measurements are made at 1.5 volt levels

Output loading is 15 mA and 30 pF


Frequency of test - 2.5 MHz

15mA TEST LOAD




WAVEFORMS

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

3636

16K (2K × 8) BIPOLAR PROM

3636-1	65 ns Max.
3636	80 ns Max.


PROM/ROM

- **Fast Access Time: 50 ns Typically**
- **Three-State Outputs**
- **Low Power Dissipation: 0.05 mW/Bit Typically**
- **Hermetic 24-Pin DIP**
- **Three Chips Select Input for Easy Memory Expansion**
- **Polycrystalline Silicon Fuses for Higher Fuse Reliability**


The Intel® 3636 is a fully decoded 16,384 bit PROM organized as 2048 words by 8 bits. The worst case access time of 65 ns is specified over the 0°C to 75°C temperature range and 10% V_{CC} power supply tolerances. There are three chip selects provided to facilitate expansion into larger PROM arrays. The PROMs use the Schottky clamped TTL technology with polycrystalline silicon fuses. All outputs are initially high and logic low levels can be electrically programmed in selected bit locations.

Prior to the 16,384 bit 3636, the highest density bipolar PROM available was 8192 bits. The high density of the 3636 now easily doubles the capacity without an increase in area on existing designs currently using 1024 by 8 bit PROMs. There is also little, if any, penalty in power since the power/bit is approximately one-half that of 8K PROMs. The 3636 is packaged in a hermetic 24-pin dual in-line package.


PIN CONFIGURATION



BLOCK DIAGRAM



LOGIC SYMBOL



PIN NAMES

A ₀ -A ₁₀	ADDRESS INPUTS
CS ₁ , CS ₂ , CS ₃	CHIP SELECT INPUTS ⁽¹⁾
O ₁ -O ₈	DATA OUTPUTS

(1) To select the PROM CS₁ = V_{IL} and CS₂ = CS₃ = V_{IH}

PRELIMINARY
 Notice: This is a preliminary specification. Some parameters are subject to change.

PROGRAMMING

The programming specifications are described in the PROM Programming Section of the Data Catalogue.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7 Volts
All Input Voltages	-1V to 5.5V
Output Currents	100mA

*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

PROM/ROM

D.C. CHARACTERISTICS: All Limits Apply for $V_{CC} = +5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ.[1]	Max.	Unit	
I_{FA}	Address Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.5V, V_A = 0.45V$
I_{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.5V, V_S = 0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC} = 5.5V, V_A = 5.25V$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC} = 5.5V, V_S = 5.5V$
$ I_O $	Output Leakage for High Impedance State			100	μA	$V_O = 5.5V$ or $0.45V$, $V_{CC} = 5.5V, CS_1 = 2.4V$
$I_{SC}^{[2]}$	Output Short Circuit Current	-20	-35	-80	mA	$V_O = 0V$
V_{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.5V, I_A = -10 mA$
V_{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.5V, I_S = -10 mA$
V_{OH}	Output High Voltage	2.4	3.0		V	$I_{OH} = -2.4 mA, V_{CC} = 4.5V$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC} = 4.5V, I_{OL} = 10 mA$
I_{CC}	Power Supply Current		150	185	mA	$V_{CC} = 5.5V$
V_{IL}	Input "Low" Voltage			0.85	V	$V_{CC} = 5.0V \pm 10\%$
V_{IH}	Input "High" Voltage	2.0			V	$V_{CC} = 5.0V \pm 10\%$

NOTES: 1. Typical values are for $T_A = 25^\circ C$ and nominal supply voltages.
 2. Unmeasured outputs are open during this test.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS $V_{CC} = \pm 5V \pm 10\%$, $T_A = 0^\circ C$ to $+ 75^\circ C$

SYMBOL	PARAMETER	MAX. LIMITS		UNIT	CONDITIONS
		3636-1	3636		
t_A	Address to Output Delay	65	80	ns	$\overline{CS}_1 = V_{IL}$ and $CS_2 = CS_3 = V_{IH}$ to select the PROM.
t_{EN}	Output Enable Time	40	50	ns	
t_{DIS}	Output Disable Time	40	50	ns	

CAPACITANCE ⁽¹⁾ $T_A = 25^\circ C$, $f = 1$ MHz

SYMBOL	PARAMETER	TYP. LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	4	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	6	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	7	12	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes: 2.5V
 Input pulse rise and fall times of
 5 nanoseconds between 1 volt and 2 volts
 Speed measurements are made at 1.5 volt levels
 Output loading is 10 mA and 30 pF
 Frequency of test: 2.5 MHz

10 mA TEST LOAD




WAVEFORMS

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY



PROM/ROM

PROM AND ROM PROGRAMMING INSTRUCTIONS

TABLE OF CONTENTS

Page No.

I. PROM AND ROM INPUT FORMATS.	4-49
A. Acceptable Formats	4-49
B. Paper Tape Format	4-50
1. Intellec Hex	4-50
2. BPNF	4-51
3. Non-Intellec Hex	4-52
C. Computer Punched Card Format	4-52
1. Intellec Hex	4-52
2. PN	4-54
D. Custom PROM/ROM Order Forms	4-55
1. MOS EPROMs	4-56
2. 8741, 8748, 8755	4-56
3. 2316E, 2616, 8316A	4-57
4. 8041, 8048, 8049	4-58
5. 2608	4-59
6. 8355	4-60
7. Bipolar PROMs	4-61
8. 4001	4-62
9. 4308	4-64
10. 8021	4-65
11. 8022	4-66
II. MOS EPROMs	4-67
A. Erasure Procedure.	4-67
1. UV Sources	4-67
B. 1702A/1702AL Family Programming	4-68
C. 2708/2704 Programming.	4-70
D. 2716 and 2758 Programming	4-72
E. 2732 Programming	4-73
III. BIPOLAR PROM PROGRAMMING	4-75

I. PROM AND ROM INPUT FORMATS

A. Acceptable Formats

Intel can accept programming and masking information for PROMs, EPROMs, or ROMs in the form of floppy disk, punched paper tape, a master device from which to copy, or computer punched cards. The allowable formats are given in Table 1. The preferred formats for the paper tape and computer card input media are the Intel Intellec Hex and BPNF since these formats are defined to allow detection of errors.

It is desirable that two, preferably different, input media for each customer code be sent so Intel can perform a code verification to detect any errors between the two inputs. This procedure, if followed, can avoid errors due to a mispunched tape/card or sending a defective or improper master device.

All orders must be accompanied by a customer PROM/ROM order form. A copy of the form is contained in this section and additional copies are available from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California 95051.

Table 1. Acceptable Formats

Floppy Disk	Paper Tape	Computer Card	Master Device
<ul style="list-style-type: none"> Intel Microcomputer Development System Single or Double Density Disk 	<ul style="list-style-type: none"> Intellec Hex BPNF Hex 	<ul style="list-style-type: none"> Intellec Hex PN 	<ul style="list-style-type: none"> Same Density and Pin Compatible to Device which is to be Programmed.

A1. Logic Levels

All data field for Intel's EPROMs/PROMs/ROMs are positive logic. The only exceptions are the 4001 and 4308 ROMs which use negative logic. For the 4001/4308, an "0" is a high output and a "1" is a low output. Consequently, because the BPNF format specifies the voltage level at the output of the device, it is necessary to input an "0" and "1" in the 4001/4308 instruction code as a "P" and "N" respectively. However, for the Hex format, the 4001/4308 input should be specified according to the instruction code logic state, i.e., a "1" or "0." The below example shows the corresponding input for 4001 instruction codes. For comparison, the input for an 8080A is also given as an example.

1. 4001 Instruction Code

4001 Instruction Mnemonic	4001 Instruction Code	Intellec Hex Or Non-Intellec Hex Input	BPNF Input
NOP	0000 0000	00	BPPPPPPPF
WRM	1110 0000	E0	BNNNPPPPF

2. 8080A Instruction Code

Instruction Mnemonic	Instruction Code	Intellec Hex Or Non-Intellec Hex Input	BPNF Input
JMP	1100 0011	C3	BPPNNNPPF
Push D	1101 0101	D5	BPPNPNPFF

B. Paper Tape Format

The paper tape which should be used is 1" wide paper using 7 or 8-bit ASCII code (such as a Model 33 ASR Teletype produces). The three paper tape formats which should be sent are described in Sections B1 through B3.

B1. Intellec Hex Paper Tape Format

In the Intel Intellec Hex Format, a data field can contain either 8 or 4-bit data. *Two* ASCII hexadecimal characters must be used to represent *both* 8 and 4-bit data. In the case of 4-bit data, only one of the characters is meaningful and must be specified on the Intel PROM/ROM Order Form.

Preceding the first data field and following the last data field there must be a leader/trailer length of at least 25 null characters. Comments (except for a colon) may be placed on the tape leader.

The format described below is readily generated by the Intel Intellec Microcomputer Development System or by systems programmed by the user.

1. RECORD MARK FIELD: Frame 0

The ASCII code for a colon (:) is used to signal the start of a record.

2. RECORD LENGTH FIELD: Frames 1 and 2

The number of data bytes in the record is represented by two ASCII hexadecimal digits in this field. The high-order digit is in frame 1. The maximum number of data bytes in a record is 255 (FF in hexadecimal). An end-of-file record contains two ASCII zeros in this field.

3. LOAD ADDRESS FIELD: Frames 3–6

The four ASCII hexadecimal digits in frames 3–6 give the address at which the data is loaded. The high-order digit is in frame 3, the lower-order digit in frame 6. The first data byte is stored in the location indicated by the load address; successive bytes are stored in successive memory locations. This field in an end-of-file record contains zeros or the starting address of the program.

4. RECORD TYPE FIELD: Frames 7 and 8

The two ASCII hexadecimal digits in this field specify the record type. The high-order digit is in frame 7. All data records are type 0; end-of-file records are type 1. Other possible values for this field are reserved for future expansion.

5. DATA FIELD: Frames 9 to $9+2^*(\text{record length})-1$

A data byte is represented by two frames containing the ASCII characters 0–9 or A–F, which represent a hexadecimal value between 0 and FF (0 and 255 decimal). The high-order digit is in the first frame of each pair. If the data is 4-bit, then either the high or low-order digit represents the data and the other digit of the pair may be any ASCII hexadecimal digit. There are no data bytes in an end-of-file record.

6. CHECKSUM FIELD: Frames $9+2^*(\text{record length})$ to $9+2^*(\text{record length})+1$

The checksum field contains the ASCII hexadecimal representation of the two's complement of the 8-bit sum of the 8-bit bytes that result from converting each pair of ASCII hexadecimal digits to one byte of binary, from the record length field to and including the last byte of the data field. Therefore, the sum of all the ASCII pairs in a record after converting to binary, from the record length field to and including the checksum field, is zero.

Intellex Hex Example:

```


: 10310000311A320E03117E31CD40003A9231B7C2EE
: 1031100060310E00117031CD40003A9231B7C2607B
: 10312000312A7E31227A310E03117E31CD40003AB0
: 103130009231B7C260312A8C317CB5CA50310E044D
: 10314000118831CD40003A9231B7C26031C3273186
: 103150000E01117A31CD40000E09119031CD4000A1
: 103160000E0C119231CD40000E09119031CD4000E6
: 0A3170007E3196310100000092311B
: 10317C0092310100963180008C31923100009631F1
: 04318E0092319231B7
: 02319400923176
: 00310001CE
    
```

B2. BPNF Paper Tape Format


The format requirements are as follows:

1. All data fields are to be punched in consecutive order, starting with data field 0 (all addresses low). There must be exactly N data fields for a N x 8 or N x 4 device organizations.
2. Each data field must begin with the start character B and end with the stop character F. There must be exactly 8 or 4 data characters between the B and F for a N x 8 or N x 4 organization, respectively.
 NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A DATA FIELD. If in preparing a tape an error is made, the entire data field, including the B and F must be rubbed out. *Within the data field, a P results in a high level output, and an N results in a low level output.*
3. Preceding the first data field and following the last data field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes) or null characters.
4. Between data fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") after each 72 characters. When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the device pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

Example of BPNF 2048 x 8 format (N = 2048):



Example of 512 x 4 format (N = 512):



B3. Non-Intellec Hex Paper Tape Format


For the non-Intellec Hex Format, a data field can contain either 8 or 4-bit data. *Two* ASCII hexadecimal characters must be used to represent *both* 8 and 4-bit data. In the case of 4-bit data, only one of the characters is meaningful and must be specified on the Intel PROM/ROM Order Form.

Parity is allowed; however, it is not checked. Preceding the first data field and following the last data field there must be a leader/trailer length of at least 25 null characters or rubout punches.

The format requirements are as follows:

1. The start of the first data field is indicated by a colon. After the last data field, a semicolon must be punched to indicate the end. All data fields are to be punched in consecutive order, starting with data field 00_H (all addresses low).
2. *Two* hex characters must be used to represent the data field of both N word x 8-bit and N word x 4-bit devices. For an 8-bit data field, the high order data is represented by the left justified character of the pair. Either character of the pair may be used to represent the word field of a N word x 4-bit device, however, it must be consistent throughout the word field. The other character may be any hex character.

A field of "don't care" data is allowed. Data after a field of "don't care" will be programmed starting at an address location enclosed in parentheses. In the following example, data is entered in addresses 00_H to 05_H, followed with "don't care" from addresses 06_H to 25_H, data being entered again starting at address location 26_H, and followed with "don't care" data to the last address location.



3. The x character may be used to rubout any erroneous character(s). The # character may be used to rubout an entire line up to the previous carriage return.
4. Spaces are allowed only between *separate* word fields.
5. After each 72 characters, a carriage return followed by a line feed should be punched to allow a print-out of the tape.
6. Comments must be placed only between the tape leader and the start of the first data field.

C. Computer Punched Card Format


The following general format is applicable to the programming information sent on computer punched cards:

1. An 80 column Hollerith card (interpreted) punched on an IBM 026 or 029 keypunch should be submitted.
2. A single deck must consist of a Title Card followed by the data cards. There will be N/8 or N/14 data cards for N words x 8-bit and N words x 4-bit devices, respectively, in the PN format.

For the Intellec Hex format, there will be N/32 data cards for both N words x 8-bit and N words x 4-bit devices, and one end of file card.

C1. Intellec Hex Computer Punched Card Format

Two hex characters must be used to represent data for both a N word x 8-bit and N word x 4-bit device. For the latter, only one of the characters is meaningful and must be specified on the Intel PROM/ROM Order Form. The entire data field for all bits must be punched even if it is "don't care".



a. N word x 8-bit device

Column	Data
1	Record mark: A colon is used to signal the start of a record.
2-3	Record length: This is the count of the actual data bytes in the record. Column 2 contains the high order digit of the count, Column 3 contains the low order digit. A record length of zero indicates end of file. All frames containing data will have a maximum record length of 10 _{HEX} bytes (16 decimal).
4-7	Load address: The four characters starting addresses at which the following data will be loaded. The high order digit of the load address is in Column 4 and the low order digit is in Column 7. The first data byte is stored in the location indicated by the load address. Successive data bytes are stored in successive memory locations. ROMs containing more than 16 bytes of data will use two or more records or cards to transmit the data. Although the load address for the beginning record need not be 0000, each subsequent load address should be "10 _μ " (16 decimals) greater than the last.
8-9	Record type: A 2-digit code in this field specifies the type of this record. The high order digit of this code is located in Column 8. Currently, all data records are type 0. End-of-file records will be type 1; they are distinguished by a zero RECORD LENGTH field (see above). Other possible values for this field are reserved for future expansion.
10-73	Data
75-75	Checksum: Same as paper tape format.
76-78	Blank
79-80	Punch same 2-digit decimal number as in Title Card.

PROM/ROM

b. N word x 4-bit device


This format is identical to the previously documented 8-bit hexadecimal format with the following exceptions:

Column	Data
10-73	Each memory location is represented by two columns containing the characters 0-9, A-F. Since this is 4-bit data, the user must indicate which character of each pair is to be used as valid data. A single deck must be submitted without mixing first and second characters of the pair.

C2. PN Computer Punched Card Format


A word field consists of only P's and N's. A punched P will result in an output high level and a punched N in an output low level. The B and F characters, unlike the paper tape format, are illegal characters. The entire data field for all bits must be punched even if it is "don't care". The data field must begin in consecutive order, starting with address 0 (all addresses logically low).

PROM/ROM




Title Card Format.

For a N words X 4-bit organization only, cards 2 and those following should be punched as shown. Each card specifies the 4-bit output of 14 words.



For a N words X 8-bit organization only, cards 2 and those following should be punched as shown. Each card specifies the 8-bit output of 8 words.



Column	Data
1-5	Punch the 5 digit decimal equivalent of the binary coded location which begins each card. The address is right justified, i.e., 00000, 00008, 00016, etc.
6	Blank
7-14	Data Field
15	Blank
16-23	Data Field
24	Blank
25-32	Data Field
33	Blank
34-41	Data Field
42	Blank
43-50	Data Field
51	Blank
52-59	Data Field
60	Blank
61-68	Data Field
69	Blank
70-77	Data Field
78	Blank
79-80	Punch same 2 digit decimal number as in title card.

PROM/ROM

D. Custom PROM/ROM Order Forms

All orders for PROMs/ROMs which are to be electrically or mask programmed at Intel must be submitted with the order forms shown on the following pages. Additional forms are available from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California 95051.

The order forms for the individual PROMs/ROMs are listed in Table II below.

Table II

PROM/ROM Part Number	Order Form Number
MOS EPROMs	A
8741, 8748, 8755	A
2316E, 2616	B
8041, 8048, 8049	C
2608	D
8355	E
Bipolar PROMs	F
4001	G
4308	H
8021	I
8022	J

**CUSTOMER EPROM
ORDER FORM
A**

1702A/4702A/8702A Family
2708/8708/2704 Family
2716, 2732, 2758, 8741, 8748, 8755

PROM/ROM


Company _____	Phone # _____
Company Contact _____	Date _____
P.O. # _____	Intel Device P/N _____

For Intel Use Only	
S# _____	_____
STD _____	_____
APP _____	_____
Date _____	_____

All custom MOS EPROM orders must be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.

MARKING

The marking will consist of the Intel Logo, the product and package type (B1702A), the 4-digit Intel pattern number (WWWW), an internal manufacturing traceability code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



**1702A MARKING
EXAMPLE**

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

Single Density

Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. _____	1. _____	1. _____
2. _____	2. _____	2. _____
3. _____	3. _____	3. _____
4. _____	4. _____	4. _____
5. _____	5. _____	5. _____
6. _____	6. _____	6. _____
7. _____	7. _____	7. _____
8. _____	8. _____	8. _____
9. _____	9. _____	9. _____
10. _____	10. _____	10. _____
11. _____	11. _____	11. _____
12. _____	12. _____	12. _____
13. _____	13. _____	13. _____
14. _____	14. _____	14. _____
15. _____	15. _____	15. _____
16. _____	16. _____	16. _____
17. _____	17. _____	17. _____
18. _____	18. _____	18. _____
19. _____	19. _____	19. _____


**CUSTOMER 16K ROM
ORDER FORM
B**

Company _____ Phone # _____ Company Contact _____ Date _____ P.O. # _____ Intel P/N & Pkg _____	<p style="text-align: center;">For Intel Use Only</p> S# _____ STD _____ APP _____ Date _____
---	---

A custom 16K ROM order must be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.

MARKING

The marking will consist of the Intel Logo, the product and package type (P2316E), the 4-digit Intel pattern number (WWWW), a date code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



**1
P2316E MARKING EXAMPLE**

When authorized by the customer to ship 2616 PROMs against a 2316E order, the PROMs are marked with the dual part number 2616/2316E.

IMPORTANT MASK OPTION SPECIFICATION

The 2316E, 8316A, and 8316AL chip select inputs are mask programmable and must be specified by the user. The chip select logic levels must be specified with one of the below Chip Numbers. The Chip Number will be coded in terms of positive logic where a logic "1" is a high level input. It should be noted that Chip Number 4 for the 2316E is compatible to Intel's 2716 EPROM and 2616 PROM.

Chip Number	CS3	CS2	CS1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

- Single Density
 Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	16K ROM Chip Number (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. _____	1. <input type="checkbox"/>	1. _____	1. _____
2. _____	2. <input type="checkbox"/>	2. _____	2. _____
3. _____	3. <input type="checkbox"/>	3. _____	3. _____
4. _____	4. <input type="checkbox"/>	4. _____	4. _____
5. _____	5. <input type="checkbox"/>	5. _____	5. _____
6. _____	6. <input type="checkbox"/>	6. _____	6. _____
7. _____	7. <input type="checkbox"/>	7. _____	7. _____
8. _____	8. <input type="checkbox"/>	8. _____	8. _____

PROM/ROM

**CUSTOMER 8041, 8048, 8049 ROM
ORDER FORM
C**


8041, 8048, 8049

PROM/ROM

Company _____ Phone # _____ Company Contact _____ Date _____ P.O. # _____ Package Type: <input type="checkbox"/> Plastic <input type="checkbox"/> Cerdip	<p align="center">For Intel Use Only</p> S# _____ STD _____ APP _____ Date _____
All custom 8041, 8048 and 8049 orders be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.	

MARKING

All devices will be marked as shown at the right figure. The marking will consist of the Intel Logo, the product and package type (P8048), the 4-digit Intel pattern number (WWWW), a date code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



1

P8048 MARKING EXAMPLE

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

Single Density

Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. _____	1. _____	1. _____
2. _____	2. _____	2. _____
3. _____	3. _____	3. _____
4. _____	4. _____	4. _____
5. _____	5. _____	5. _____
6. _____	6. _____	6. _____
7. _____	7. _____	7. _____
8. _____	8. _____	8. _____
9. _____	9. _____	9. _____
10. _____	10. _____	10. _____
11. _____	11. _____	11. _____
12. _____	12. _____	12. _____
13. _____	13. _____	13. _____
14. _____	14. _____	14. _____
15. _____	15. _____	15. _____
16. _____	16. _____	16. _____
17. _____	17. _____	17. _____
18. _____	18. _____	18. _____
19. _____	19. _____	19. _____
20. _____	20. _____	20. _____

**CUSTOMER 2608
ORDER FORM
D**


2608

Company _____ Company Contact _____ P.O. # _____	Phone # _____ Date _____ Intel Device P/N _____	<p align="center">For Intel Use Only</p> S# _____ STD _____ APP _____ Date _____
--	---	--

All custom 2608 orders must be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.

MARKING

The marking will consist of the Intel Logo, the product and package type (D2608), the 4-digit Intel pattern number (WWWW), an internal manufacturing traceability code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



**MARKING
EXAMPLE**

PROM/ROM

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

Single Density
 Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. <input type="text"/>	1. <input type="text"/>	1. <input type="text"/>
2. <input type="text"/>	2. <input type="text"/>	2. <input type="text"/>
3. <input type="text"/>	3. <input type="text"/>	3. <input type="text"/>
4. <input type="text"/>	4. <input type="text"/>	4. <input type="text"/>
5. <input type="text"/>	5. <input type="text"/>	5. <input type="text"/>
6. <input type="text"/>	6. <input type="text"/>	6. <input type="text"/>
7. <input type="text"/>	7. <input type="text"/>	7. <input type="text"/>
8. <input type="text"/>	8. <input type="text"/>	8. <input type="text"/>
9. <input type="text"/>	9. <input type="text"/>	9. <input type="text"/>
10. <input type="text"/>	10. <input type="text"/>	10. <input type="text"/>
11. <input type="text"/>	11. <input type="text"/>	11. <input type="text"/>
12. <input type="text"/>	12. <input type="text"/>	12. <input type="text"/>
13. <input type="text"/>	13. <input type="text"/>	13. <input type="text"/>
14. <input type="text"/>	14. <input type="text"/>	14. <input type="text"/>
15. <input type="text"/>	15. <input type="text"/>	15. <input type="text"/>
16. <input type="text"/>	16. <input type="text"/>	16. <input type="text"/>
17. <input type="text"/>	17. <input type="text"/>	17. <input type="text"/>
18. <input type="text"/>	18. <input type="text"/>	18. <input type="text"/>
19. <input type="text"/>	19. <input type="text"/>	19. <input type="text"/>

**CUSTOMER 8355 ROM
ORDER FORM
E**

8355

Company _____ Phone # _____
 Company Contact _____ Date _____
 P.O. # _____ Package Type: Plastic Cerdip

For Intel Use Only


S# _____
 STD _____
 APP _____
 Date _____

All custom 8355 orders must be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.

FROM/ROM

MARKING

All devices will be marked as shown at the right figure. The marking will consist of the Intel Logo, the product and package type (P8355), the 4-digit Intel pattern number (WWWW), a date code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



1
P8355 MARKING EXAMPLE

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

Single Density

Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. _____	1. _____	1. _____
2. _____	2. _____	2. _____
3. _____	3. _____	3. _____
4. _____	4. _____	4. _____
5. _____	5. _____	5. _____
6. _____	6. _____	6. _____
7. _____	7. _____	7. _____
8. _____	8. _____	8. _____
9. _____	9. _____	9. _____
10. _____	10. _____	10. _____
11. _____	11. _____	11. _____
12. _____	12. _____	12. _____
13. _____	13. _____	13. _____
14. _____	14. _____	14. _____
15. _____	15. _____	15. _____
16. _____	16. _____	16. _____
17. _____	17. _____	17. _____
18. _____	18. _____	18. _____
19. _____	19. _____	19. _____
20. _____	20. _____	20. _____

**CUSTOMER BIPOLAR PROM
ORDER FORM
F**

36AA PROM

Company _____	Phone # _____
Company Contact _____	Date _____
P.O. # _____	Intel Device P/N _____

For Intel Use Only	
S# _____	_____
STD _____	_____
APP _____	_____
Date _____	_____

All custom bipolar PROM orders must be submitted on this form. Programming information should be sent per the formats described in the Programming Instruction section of the Intel Data Catalog. Additional forms are available from Intel.


IMPORTANT HEX AND INTELLEC HEX FORMAT INFORMATION

A word field must be 8 bits in the hex format. Consequently for N words by 4-bit devices such as the 3625A, it is important that you indicate by checking the box below whether the submitted tape or card deck for programming is right or left justified.

- Right Justified Left Justified

MARKING

All devices will be marked as shown at the right figure. The marking will consist of the Intel Logo, the product and package type (D36AA), the 4-digit Intel pattern number (WWWW), a date code (XYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



**1
D36AA MARKING EXAMPLE**

FLOPPY DISK

Programming information may be sent on Intel Microcomputer Development System Floppy Disk. When using this input medium the floppy disk file name should be indicated in the Customer Part Number Section below. The type of floppy disk sent should also be indicated by checking one of the appropriate boxes:

- Single Density Double Density

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)	Floppy Disk File Name (Please Fill-In)	Intel Pattern Number (Please Do Not Use)
1. _____	1. _____	1. _____
2. _____	2. _____	2. _____
3. _____	3. _____	3. _____
4. _____	4. _____	4. _____
5. _____	5. _____	5. _____
6. _____	6. _____	6. _____
7. _____	7. _____	7. _____
8. _____	8. _____	8. _____
9. _____	9. _____	9. _____
10. _____	10. _____	10. _____
11. _____	11. _____	11. _____
12. _____	12. _____	12. _____
13. _____	13. _____	13. _____
14. _____	14. _____	14. _____
15. _____	15. _____	15. _____

PROM/ROM


CUSTOMER 4001 ROM ORDER FORM G

PROM/ROM

All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. Refer to MCS-40tm User's Manual for complete pattern specifications. Alternatively, the accompanying truth table may be used. Additional forms are available from Intel.

Customer _____ P.O. Number _____ Date _____	(Intel use only) S# _____ PPPP _____ STD _____ ZZ _____ APP _____ DD _____ Date _____
---	---

The marking as shown at right must contain the Intel logo, the product type (P4001), the four-digit Intel pattern number (PPPP), a date code (XXXX), and the two-digit chip number (DD). A customer identification number (maximum 6 characters or spaces) may be substituted for the chip number (ZZ).



Customer Identification Number _____

MASK OPTION SPECIFICATIONS

- A. **Chip Number (DD)** _____ (must be specified — any number from 1 through 15)
- B. **I/O Option** — Specify the connection numbers for each I/O pin (see next page). Examples of some of the possible I/O options are shown below:

DESIRED OPTION — CONNECTIONS REQUIRED

1. Non-inverting output — 1 and 3 are connected.
2. Inverting output — 1 and 4 are connected.
3. Non-inverting input (no input resistor) — only 5 is connected.
4. Inverting input (input resistor to V_{SS}) — 2, 6, 7, and 9 are connected.
5. Non-inverting input (input resistor to V_{DD}) — 2, 7, 8, and 10 are connected.
6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either V_{DD} or V_{SS} (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and 2 non-inverting outputs, the connection would be made as follows:

Inputs — 2 and 6 are connected.

Outputs — 1, 3, 8, and 9 are connected or 1, 3, 8, and 10 are connected.


If the pins on a port are all inputs or all outputs the internal resistors do not have to be connected.

- C. **4001 Custom ROM Pattern** — Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. Refer to Intel's Data Catalog for complete pattern specifications. Alternatively, the accompanying truth table may be used. Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

Note that NOP = BPPPP PPPPF = 0000 0000.

4001 I/O Options


PROM/ROM



I/O₀ (PIN 16)

CONNECTIONS DESIRED: _____
 (List numbers and circle connections on schematic.)


- For T^2L compatibility on the I/O lines, the supply voltages should be $V_{DD} = -10V \pm 5\%$, $V_{SS} = +5V \pm 5\%$.
- If non-inverting input option is used, $V_{IL} = -6.5V$ maximum (not TTL).



I/O₁ (PIN 15)

CONNECTIONS DESIRED: _____
 (List numbers and circle connections on schematic.)


- For T^2L compatibility on the I/O lines, the supply voltages should be $V_{DD} = -10V \pm 5\%$, $V_{SS} = +5V \pm 5\%$.
- If non-inverting input option is used, $V_{IL} = -6.5V$ maximum (not TTL).



I/O₂ (PIN 14)

CONNECTIONS DESIRED: _____
 (List numbers and circle connections on schematic.)

- For T^2L compatibility on the I/O lines, the supply voltages should be $V_{DD} = -10V \pm 5\%$, $V_{SS} = +5V \pm 5\%$.
- If non-inverting input option is used, $V_{IL} = -6.5V$ maximum (not TTL).



I/O₃ (PIN 13)

CONNECTIONS DESIRED: _____
 (List numbers and circle connections on schematic.)

- For T^2L compatibility on the I/O lines, the supply voltages should be $V_{DD} = -10V \pm 5\%$, $V_{SS} = +5V \pm 5\%$.
- If non-inverting input option is used, $V_{IL} = -6.5V$ maximum (not TTL).

CUSTOMER 4308 ROM ORDER FORM H

4308 METAL MASKED ROM

All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. Refer to the 4308 Data Catalog for complete pattern specifications. Additional forms are available from Intel.

PROM/ROM

Customer _____ Address _____ _____ P.O. Number _____ Date _____	(Intel use only) S# _____ PPPP _____ STD _____ ZZ _____ APP _____ DD _____ Date _____
--	---

INTEL STANDARD MARKING

The marking as shown at right must contain the Intel logo, the product type (P4308), the four-digit Intel pattern number (PPPP), a date code (XXXX), and the two-digit chip number (DD). A customer identification number (maximum 6 characters or spaces) may be substituted for the chip number (ZZ).

Customer Identification Number _____


ROM DESCRIPTION

Chip Select Value (0-3) _____ (must be specified)


In the table below, select the connections which should

be made for each of the 16 I/O port input lines. Avoid the use of illegal options — refer to the MCS-40™ User's Manual.

Mark the appropriate box for an option connection. Leave a blank for a no connection.



PIN		OPTION										
I/O 0 ₀	27	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₁	26	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₂	25	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₃	24	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₀	5	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₁	4	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₂	3	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₃	2	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₀	17	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₁	16	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₂	15	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₃	14	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₀	21	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₁	20	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₂	19	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₃	18	1	2	3	4	5	6	7	8	9	10	11



I/O PORT LINE OPTION



CUSTOMER 8021 ROM ORDER FORM

I


Company _____ Phone No. _____ Company Contact _____ Date _____ P.O. No. _____ Package Type: <input type="checkbox"/> Plastic <input type="checkbox"/> Cerdip	<div style="text-align: right; font-weight: bold; font-size: small;">For Intel Use Only</div> S No. _____ STD _____ APP _____ DATE _____
--	---

PROM/ROM

All custom 8021 orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats described in the Programming Instruction section of the Intel Data Catalog. 8748's may also be used to input programming information for the 8021. Additional forms are available from Intel.

MARKING

All devices will be marked as shown at the right figure. The marking will consist of the Intel Logo, the product and package type (P8021), the 4-digit Intel pattern number (WWWW), a date code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



P8021 MARKING EXAMPLE

CUSTOMER PART NUMBER

Customer P/N
(Please Fill-In)

Intel Pattern Number
(Please Do Not Use)

I/O Mask Options

Specify the desired connection for each I/O line on Port 0 and for the T1 input by marking only one box for each pin.

PIN	OPTION	OPTION	
		1	2
P00	4		
P01	5		
P02	6		
P03	7		
P04	8		
P05	9		
P06	10		
P07	11		
T1	13		


Port 0:

- Option 1 deletes the pullup resistor on the I/O line providing true open drain outputs.
- Option 2 includes the pullup resistor on the I/O line providing a quasi-bidirectional line.


T1:

- Option 1 deletes the pullup resistor for use as a zero cross detection input.
- Option 2 includes the pullup resistor for use with an external switch or standard TTL.

OPTIONAL PULLUP RESISTOR



OPTIONAL PULLUP RESISTOR





CUSTOMER 8022 ROM ORDER FORM J

PROM/ROM


Company _____ Phone No. _____
 Company Contact _____ Date _____
 P.O. No. _____ Package Type: Plastic Cerdip

For Intel Use Only
 S No. _____
 STD _____
 APP _____
 DATE _____

All custom 8022 orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats described in the Programming Instruction section of the Intel Data Catalog. 8755's may also be used to input programming information for the 8022. Additional forms are available from Intel.

MARKING

All devices will be marked as shown at the right figure. The marking will consist of the Intel Logo, the product and package type (P8022), the 4-digit Intel pattern number (WWWW), a date code (XXYY), and the customer part number (Z....Z). The customer part number is limited to a maximum of 9 digits or spaces.



P8022 MARKING EXAMPLE

CUSTOMER PART NUMBER

Customer P/N (Please Fill-In)

Intel Pattern Number (Please Do Not Use)

I/O Mask Options

Specify the desired connection for each I/O line on Port 0 and for the T1 input by marking only one box for each pin.

PIN	OPTION	OPTION	
		1	2
P00	10		
P01	11		
P02	12		
P03	13		
P04	14		
P05	15		
P06	16		
P07	17		
T1	19		


Port 0:

- Option 1 deletes the pullup resistor on the I/O line providing true open drain outputs.
- Option 2 includes the pullup resistor on the I/O line providing a quasi-bidirectional line.


T1:

- Option 1 deletes the pullup resistor for use as a zero cross detection input.
- Option 2 includes the pullup resistor for use with an external switch or standard TTL.

OPTIONAL PULLUP RESISTOR



OPTIONAL PULLUP RESISTOR



II. MOS EPROMs

A. Erasure Procedure

As stated in the EPROM related data sheets, the recommended erasure procedure to use with EPROMs is to illuminate the window with a UV lamp which has a wavelength of 2537 Angstroms (\AA). The data sheets specify a distance of 1 inch and erase times of 10–45 minutes, depending on the type of device and UV lamp. Actually, the amount of time required to erase a device can be concisely stated in terms of the amount of UV energy incident to the window, expressed in Watt-seconds per square centimeter (W-sec/cm^2). Table III lists the required integrated dosage (UV intensity \times exposure time) for the EPROMs currently in production by Intel.

Table III. Required Erase Energy for Device Types

Device Type	2537 \AA Erase Energy
1702A/4702A	6 W-sec/cm ²
All other Intel EPROMs or EPROMs with I/O ports	15 W-sec/cm ²

The erase energy expressed in Table III includes a guardband to ensure complete erasure of all bits. *It is not sufficient to monitor "first bit" erasure to determine erasure time, as some other bits in the array may not be erased.*

A1. UV Sources

There are several models of UV lamps that can be used to erase EPROMs (see Table IV). The model numbers in the table refer to lamps manufactured by Ultra Violet Products of San Gabriel, California. In addition, there are several other manufacturers, including Data I/O (Issaquah, Wash.), PROLOG (Monterey, Calif.), Prometrics (Chicago, Ill.), and Turner Designs (Mt. View, Calif.). The individual manufacturers should be consulted for detailed product descriptions. Also shown in the table are typical erase times for various combinations of Intel PROMs and lamp intensities.

Table IV.

Model	Power Rating	Minimum Erase Time for Indicated Dosage Without a Filter Over the Bulb	
		6 W-sec 1702A, 4702A	15 W-sec All Intel EPROMs or EPROMs with I/O Ports Except the 1702A/4702A
R-52	13000 $\mu\text{W/cm}^2$	7.7 min	19.2 min
S-52	12000 $\mu\text{W/cm}^2$	8.3 min	20.7 min
S-68	12000 $\mu\text{W/cm}^2$	8.3 min	20.7 min
UVS-54	5700 $\mu\text{W/cm}^2$	17.5 min	43.8 min
UVS-11	5500 $\mu\text{W/cm}^2$	18.2 min	45.6 min

According to the manufacturers, the output of the UV lamp bulbs decrease with age. The output of the lamp should be verified periodically to ensure that adequate intensities are maintained. If this is not done, bits may be partially erased which will interfere with later programming and/or operation at high temperature.

For lamps other than those listed, the erase time can be determined by using a UV intensity meter, such as the Ultra Violet Products Model J-225. When a meter is used, the intensity should be measured at the same position (distance from the lamp) as the EPROMs to be erased. This will require careful positioning to insure that the sensor will receive the same amount of UV light that the window of the EPROM will receive.

The sensors used with most UV intensity meters show reduced output with constant exposure to UV light. Therefore, they should not be permanently placed inside the erasure enclosure, they should only be used for periodic measurements.

B. 1702A/1702AL Family Programming

The 1702A/1702AL is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity \times exposure time) is 6 W-sec/cm². An example of an ultraviolet source which can erase the 1702A/1702AL in 10 to 20 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the PROM should be placed within 1 inch away from the lamp tubes.

Initially, all 2048 bits of the PROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode. All 8 address bits must be in the binary complement state when pulsed V_{CC} and V_{GG} move to their negative levels. The addresses must be held in their binary complement state for a minimum of 25 μ sec after V_{DD} and V_{GG} have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10 μ sec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the 8 bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0". All 8 bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, V_{GG} , V_{DD} and the Program Pulse are pulsed signals. See page 4-12 for required pin connections during programming.

1702A, 1702AL

D.C. and Operating Characteristics for Programming Operation

$T_A = 25^\circ\text{C}$, $V_{CC} = 0\text{V}$, $V_{BB} = +12\text{V} \pm 10\%$, $\overline{CS} = 0\text{V}$ unless otherwise noted

Symbol	Test	Min.	Typ.	Max.	Unit	Conditions
I_{LI1P}	Address and Data Input Load Current			10	mA	$V_{IN} = -48\text{V}$
I_{LI2P}	Program and V_{GG} Load Current			10	mA	$V_{IN} = -48\text{V}$
$I_{BB}^{[1]}$	V_{BB} Supply Load Current		10		mA	
$I_{DDP}^{[2]}$	Peak I_{DD} Supply Load Current		200		mA	$V_{DD} = V_{PROG} = -48\text{V}$, $V_{GG} = -35\text{V}$
V_{IHP}	Input High Voltage			0.3	V	
V_{IL1P}	Pulsed Data Input Low Voltage	-46		-48	V	
V_{IL2P}	Address Input Low Voltage	-40		-48	V	
V_{IL3P}	Pulsed Input Low V_{DD} and Program Voltage	-46		-48	V	
V_{IL4P}	Pulsed Input Low V_{GG} Voltage	-35		-40	V	

Notes: 1. The V_{BB} supply must be limited to 100mA max. current to prevent damage to the device.

2. I_{DDP} flows only during V_{DD} , V_{GG} on time. I_{DDP} should not be allowed to exceed 300mA for greater than 100 μ sec. Average power supply current I_{DDP} is typically 40mA at 20% duty cycle.

ROM/PROM PROGRAMMING INSTRUCTIONS

1702A, 1702AL

A.C. Characteristics for Programming Operation

$T_{AMBIENT} = 25^{\circ}C$, $V_{CC} = 0V$, $V_{BB} = +12V \pm 10\%$, $\overline{CS} = 0V$ unless otherwise noted


Symbol	Test	Min.	Typ.	Max.	Unit	Conditions
	Duty Cycle (V_{DD} , V_{GG})			20	%	
$t_{\phi PW}$	Program Pulse Width		2	3	ms	$V_{GG} = -35V$, $V_{DD} = V_{PROG} = -48V$
t_{DW}	Data Set-Up Time	25			μs	
t_{DH}	Data Hold Time	10			μs	
t_{VW}	V_{DD} , V_{GG} Set-Up	100			μs	
t_{VD}	V_{DD} , V_{GG} Hold	10		100	μs	
t_{ACW}	Address Complement Set-Up	25			μs	
t_{ACH}	Address Complement Hold	25			μs	
t_{ATW}	Address True Set-Up	10			μs	
t_{ATH}	Address True Hold	10			μs	

PROGRAM WAVEFORMS

Conditions of Test:

Input pulse rise and fall times $\leq 1\mu s$

$\overline{CS} = 0V$



C. 2708/2704 Family Programming

Initially, and after each erasure, all 8192/4096 bits of the 2708/2704 are in the “1” state (output high). Information is introduced by selectively programming “0” into the desired bit locations. A programmed “0” can only be changed to a “1” by UV erasure.

The circuit is set up for programming operation by raising the CS/WE input (pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8 bits in parallel, to the data output lines (O₁–O₈). Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up, one program pulse per address is applied to the program input (pin 18). One pass through all addresses is defined as a program loop. The number of loops (N) required is a function of the program pulse width (t_{PW}) according to $N \times t_{PW} \geq 100$ ms.

The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 (t_{PW} = 1 ms) to greater than 1000 (t_{PW} = 0.1 ms). There must be N successive loops through all 1024 addresses. *It is not permitted to apply N program pulses to an address and then change to the next address to be programmed.* Caution should be observed regarding the end of a program sequence. The CS/WE falling edge transition must occur before the first address transition when changing from a program to a read cycle. The program pin should also be pulled down to V_{ILP} with an active instead of a passive device. This pin will source a small amount of current (I_{ILL}) when CS/WE is at V_{IHW} (12V) and the program pulse is at V_{ILP}.

Programming Examples (Using $N \times t_{PW} \geq 100$ ms)

Example 1: All 8096 bits are to be programmed with a 0.5 ms program pulse width.

The minimum number of program loops is 200. One program loop consists of words 0 to 1023.

Example 2: Words 0 to 100 and 500 to 600 are to be programmed. All other bits are “don’t care”. The program pulse width is 0.75 ms.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the “don’t care” bits should be all 1’s.

Example 3: Same requirements as example 2, but the PROM is now to be *updated* to include data for words 750 to 770.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the “don’t care” bits should be all 1’s. Addresses 0 to 100 and 500 to 600 must be re-programmed with their original data pattern.

2704, 2708 Family PROGRAM CHARACTERISTICS

T_A = 25°C, V_{CC} = 5V ±5%, V_{DD} = +12V ±5%, V_{BB} = -5V ±5%, V_{SS} = 0V, Unless Otherwise Noted.

D.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _{LI}	Address and CS/WE Input Sink Current			10	μA	V _{IN} = 5.25V
I _{PL}	Program Pulse Source Current			3	mA	
I _{PH}	Program Pulse Sink Current			20	mA	
I _{DD}	V _{DD} Supply Current	2708, 2704	50	65	mA	Worst Case Supply Currents ^[1] : All Inputs High CS/WE = 5V; T _A = 0°C
		2708L	21	28	mA	
I _{CC}	V _{CC} Supply Current	2708, 2704	6	10	mA	
		2708L	2	4	mA	
I _{BB}	V _{BB} Supply Current	2708, 2704	30	45	mA	
		2708L	10	14	mA	
V _{IL}	Input Low Level (except Program)	V _{SS}		0.65	V	
V _{IH}	Input High Level For all Addresses and Data	2708, 2704	3.0	V _{CC} + 1	V	
		2708L	2.2	V _{CC} + 1	V	
V _{IHW}	CS/WE Input High Level	11.4		12.6	V	Referenced to V _{SS}
V _{IHP}	Program Pulse High Level	25		27	V	Referenced to V _{SS}
V _{ILP}	Program Pulse Low Level	V _{SS}		1	V	V _{IHP} – V _{ILP} 25V min.


Note 1. I_{BB} for the 2708L is specified in the programmed state and is 18 mA maximum in the unprogrammed state.

A.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units
t_{AS}	Address Setup Time	10			μs
t_{CSS}	$\overline{CS}/\overline{WE}$ Setup Time	10			μs
t_{DS}	Data Setup Time	10			μs
t_{AH}	Address Hold Time	1			μs
t_{CH}	$\overline{CS}/\overline{WE}$ Hold Time	.5			μs
t_{DH}	Data Hold Time	1			μs
t_{DF}	Chip Deselect to Output Float Delay	0		120	ns
t_{DPR}	Program To Read Delay			10	μs
t_{PW}	Program Pulse Width	.1		1.0	ms
t_{PR}	Program Pulse Rise Time	.5		2.0	μs
t_{PF}	Program Pulse Fall Time	.5		2.0	μs

NOTE: Intel's standard product warranty applies only to devices programmed to specifications described herein.

2704, 2708 Family Programming Waveforms



NOTE 1. THE $\overline{CS}/\overline{WE}$ TRANSITION MUST OCCUR AFTER THE PROGRAM PULSE TRANSITION AND BEFORE THE ADDRESS TRANSITION.

NOTE 2. NUMBERS IN () INDICATE MINIMUM TIMING IN μs UNLESS OTHERWISE SPECIFIED.

A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)..... 20 ns
 Input Pulse Levels..... 0.8V to 2.2V
 Input Timing Reference Level..... 1V and 2V
 Output Timing Reference Level..... 0.8V and 2V

PROGRAMMING^[1]

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_{LI}	Input Current (All Inputs)			10	μA	$V_{IN} = V_{IL}$ or V_{IH}
V_{OL}	Output Low Voltage During Verify			0.45	V	$I_{OL} = 2.1 \text{ mA}$
V_{OH}	Output High Voltage During Verify	2.4			V	$I_{OH} = -400 \mu\text{A}$
I_{CC}	V_{CC} Supply Current		85	150	mA	
V_{IL}	Input Low Level (All Inputs)	-0.1		0.8	V	
V_{IH}	Input High Level (All Inputs Except OE/ V_{PP})	2.0		$V_{CC} + 1$	V	
I_{PP}	V_{PP} Supply Current			30	mA	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{PP}$

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t_{AS}	Address Setup Time	2			μs	
t_{OES}	\overline{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{OEH}	OE Hold Time	2			μs	
t_{DH}	Data Hold Time	2			μs	
t_{DF}	Chip Enable to Output Float Delay	0		120	ns	
t_{DV}	Data Valid from \overline{CE}			1	μs	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IL}$
t_{PW}	\overline{CE} Pulse Width During Programming	45	50	55	ms	
t_{PRT}	\overline{OE} Pulse Rise Time During Programming	50			ns	
t_{VR}	V_{PP} Recovery Time	2			μs	

Note: 1. When programming the 2732, a 0.1 μF capacitor is required across OE/ V_{PP} and ground to suppress spurious voltage transients which may damage the device.

PROGRAMMING WAVEFORMS



1. ALL TIMES SHOWN IN () ARE MINIMUM AND IN μ SEC UNLESS OTHERWISE SPECIFIED.
2. THE INPUT TIMING REFERENCE LEVEL IS 1V FOR A V_{IL} AND 2V FOR A V_{IH} .

PROM/ROM

III. BIPOLAR PROM PROGRAMMING

All Intel bipolar PROMs are programmed with the algorithm described below. This algorithm was developed specifically to program Intel PROMs and must be used to insure properly and reliably programmed fuses.

Initially, all bits are in a logic 1 (high) state. To program a bit to a logic 0 (low) state, it is necessary to force 5 mA into the output to be programmed. A series of program pulses must also be applied to the V_{CC} power supply and to any one of the logically low true chip select (\overline{CS}) inputs. The logic level of the other chip selects, in the case of PROMs with multiple chip selects, should be such that the PROM is selected during verification.

Program pulses are applied to all outputs of a word in a cycle time. The program pulses are multiplexed during a cycle time to each output of the word to be programmed. If desired, a N word by 8-bit PROM may have its words programmed in two separate groups — the four lower order bits (O_1 to O_4) and the four higher order bits (O_5 to O_8). The operation in this manner is the same as for a N word by 4-bit PROM. For fastest programming time, it is preferred that all eight outputs be programmed at the same time.

The programming specifications are given in Table V and the programming waveforms are shown in Figure 1. The programming procedure (described with nominal specifications) is as follows:

1. A 5 mA current must be forced into the output to be programmed by a current source. The current source must be clamped to V_{CC} by a silicon diode. All the other outputs must be floating until it is their turn for programming. The V_{CC} power supply and the chip select (\overline{CS}) input is pulsed as shown in Figures 1 and 2. The width of V_{CC} is linearly increased from 0.2 μs to 8 μs according to the ramp time shown in Figure 3. The total ramp time for a group of four outputs is 180 ms and 360 ms for a group of eight outputs.

The V_{CC} program pulses are multiplexed during a cycle time to the outputs of the word to be programmed. The cycle time (t_{CYC}) between the V_{CC} program pulses to the same output will increase as the V_{CC} program pulse width increases from 0.2 μs to 8 μs . The time (t_D) between V_{CC} pulses of two different outputs is constant at 1.8 μs .

2. All outputs must be continuously monitored for programming verification. This verification must occur after V_{CC} has been at 4.5V for 90% of t_D and prior to V_{CC} rising to 12.5V. The program/verification cycles must still be applied (with the pulse width still linearly increasing to a maximum of 8 μs) even though the output has been sensed as being programmed. An additional 128 verifications (i.e., 128 program/verify cycles) on each output must be obtained to insure a correctly programmed output. This additional 128 verification is a minimum number and must occur *after* all the bits of the word are sensed as being programmed. Please refer to Figure 1 for the timing waveforms.

More than 128 program/verify cycles may be required to achieve the 128 verifications on each bit. The cycles should still continue even if one bit fails, since the verifications are not required to be in consecutive sequence. After the 128 verifications have occurred for all bits, a final V_{CC} and \overline{CS} pulse at a width of 2.5 ms is simultaneously applied to all outputs. Programming should cease if the 128 verifications are not achieved in 800 ms.

3. A 4 mA $\pm 50\%$ I_{CS} current must also be forced into an appropriate chip select. I_{CS} is forced into CS_4 (pin 18) of 3604A/3624A, CS_2 (pin 10) of 3605A/3625A, CS_3 (pin 19) of 3608/3628, and CS_2 (pin 19) of 3636. The 4 mA current into the chip select input may be easily accomplished by using a 1.2K resistor connected to a +15V power supply. The voltage on the chip select input will be approximately 10V with the 1.2K resistor.
4. The 4 mA current into the chip select input may be easily accomplished by using a 1.2K resistor connected to a +15V power supply. The voltage on the chip select input will be approximately 10V with the 1.2K resistor.

Table V. Programming Characteristics

$T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits				Conditions	
		Min.	Nom.	Max.	Units		
V_{IH1}	V_{CC} Program Pulse Amplitude	12	12.5	13	V		
V_{IH2}	\overline{CS} Program Pulse Amplitude	3	5	5.5	V		
V_{IL1}	V_{CC} During Verify	4.25 ^[1]	4.5	4.75	V		
V_{IH2}	\overline{CS} During Verify	0	0.2	0.4	V		
t_{PW1}	V_{CC} Pulse Width at Beginning of Pulse Train	160	200	240	ns	Measured at 12V	
t_{PW2}	V_{CC} Pulse Width at End of Pulse Train	7.2	8	8.8	μs	Measured at 12V	
T_{CSS}	Chip Select Setup Time	0			ns	Measured from 1.5V on rising edge of \overline{CS} to 5.0V on rising edge of V_{CC}	
T_{CSH}	Chip Select Hold Time	100			ns	Measured from 5.0V on falling edge of V_{CC} to 1.5V on falling edge of \overline{CS}	
T_R	V_{CC} Rise Time	300	400	500	ns	Measured from 5V to 12V on V_{CC}	
T_F	V_{CC} Fall Time	50	100	200	ns	Measured from 12V to 5V on V_{CC}	
T_{CYC}	Time Between Pulses to Same Output	9	10		μs	Measured at 5V on V_{CC}	
T_{OP}	DC Program Time After Verification Has Been Obtained	2.2	2.5	2.8	ms	Measured at 12V	
T_D	Time Between V_{CC} Pulses to Successive Outputs	1.5	1.8		μs	Measured at 5V on V_{CC}	
T_{RAMP}	Time During Which V_{CC} Pulse Width is Increased Linearly from t_{PW1} to t_{PW2}	4 outputs	160	180	200	ms	
		8 outputs	320	360	400		
I_{CS}	Chip Select Input Current (See Programming Instruction 3 for Details)	2	4	6	mA	I_{CS} should be generated using a 1.2K resistor from a 15V power supply	

NOTE: 1. The minimum V_{IL1} for the 3604AL (low power) is 4.5V. 4-76




Figure 1. Programming Cycles.

- NOTES: 1. PROGRAM VERIFICATION MUST OCCUR AFTER V_{CC} HAS BEEN AT 4.5V FOR 90% OF t_D AND PRIOR TO V_{CC} RISING TO 12.5V. THE PROGRAMMED OUTPUT IS $\leq 0.45V$ WHEN $\overline{CS} \leq 0.8V$ AND FLOATING WHEN $\overline{CS} \geq 3V$.
2. AFTER THE LAST BIT HAS BEEN PROGRAMMED, 128 ADDITIONAL VERIFICATIONS ARE REQUIRED FOR EACH OUTPUT TO BE CORRECTLY PROGRAMMED.
3. AFTER THE 128 PROGRAM VERIFICATIONS, A FINAL 2.5 ms V_{CC} AND \overline{CS} PULSE SHOULD BE APPLIED WHILE SIMULTANEOUSLY ENABLING THE CURRENT SOURCES TO ALL OUTPUTS WHICH ARE TO BE PROGRAMMED.





Figure 2. Programming Cycle Details.

(a) RAMP TIME IN PROGRAMMING 8 OUTPUTS



(b) RAMP TIME IN PROGRAMMING 4 OUTPUTS





Figure 3. VCC Pulse Width vs. Programming Time.

Memory Support 5



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias:	Ceramic	-65°C to +125°C
	Plastic	-65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Voltages		-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		125 mA

***COMMENT**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

3205, 3404

SYMBOL	PARAMETER	LIMIT		UNIT	TEST CONDITIONS
		MIN.	MAX.		
I_F	INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_F = 0.45\text{V}$
I_R	INPUT LEAKAGE CURRENT		10	μA	$V_{CC} = 5.25\text{V}$, $V_R = 5.25\text{V}$
V_C	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75\text{V}$, $I_C = -5.0\text{ mA}$
V_{OL}	OUTPUT "LOW" VOLTAGE		0.45	V	$V_{CC} = 4.75\text{V}$, $I_{OL} = 10.0\text{ mA}$
V_{OH}	OUTPUT HIGH VOLTAGE	2.4		V	$V_{CC} = 4.75\text{V}$, $I_{OH} = -1.5\text{ mA}$
V_{IL}	INPUT "LOW" VOLTAGE		0.85	V	$V_{CC} = 5.0\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}$
I_{SC}	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	$V_{CC} = 5.0\text{V}$, $V_{OUT} = 0\text{V}$
V_{OX}	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	$V_{CC} = 5.0\text{V}$, $I_{OX} = 40\text{ mA}$




3205 ONLY

I_{CC}	POWER SUPPLY CURRENT		70	mA	$V_{CC} = 5.25\text{V}$, Outputs Open
----------	----------------------	--	----	----	--

3404 ONLY

I_{CC}	POWER SUPPLY CURRENT		75	mA	$V_{CC} = 5.25\text{V}$, Outputs Open
I_{FW1}	WRITE ENABLE LOAD CURRENT PIN 7		-1.00	mA	$V_{CC} = 5.25\text{V}$, $V_W = 0.45\text{V}$
I_{FW2}	WRITE ENABLE LOAD CURRENT PIN 15		-0.50	mA	$V_{CC} = 5.25\text{V}$, $V_W = 0.45\text{V}$
I_{RW}	WRITE ENABLE LEAKAGE CURRENT		10	μA	$V_R = 5.25\text{V}$

TYPICAL CHARACTERISTICS



MEMORY SUPPORT


3205 HIGH SPEED 1 OUT OF 8 BINARY DECODER

SWITCHING CHARACTERISTICS

CONDITIONS OF TEST:

- Input pulse amplitudes: 2.5V
- Input rise and fall times: 5 nsec between 1V and 2V
- Measurements are made at 1.5V

TEST LOAD:




All Transistors 2N2369 or Equivalent. $C_L = 30 \text{ pF}$

TEST WAVEFORMS

ADDRESS OR ENABLE
INPUT PULSE

OUTPUT



MEMORY
SUPPORT

A.C. CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST CONDITIONS
t_{++}	ADDRESS OR ENABLE TO OUTPUT DELAY	18	ns	
t_{-+}		18	ns	
t_{+-}		18	ns	
t_{--}		18	ns	
$C_{IN}^{(1)}$	INPUT CAPACITANCE	4(typ.)	pF	$f = 1 \text{ MHz}$, $V_{CC} = 0\text{V}$ $V_{BIAS} = 2.0\text{V}$, $T_A = 25^\circ\text{C}$
	P3205 C3205	5(typ.)	pF	


1. This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS

ADDRESS OR ENABLE TO OUTPUT
DELAY VS. LOAD CAPACITANCE



ADDRESS OR ENABLE TO OUTPUT
DELAY VS. AMBIENT TEMPERATURE



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +70°C
 Storage Temperature. -65°C to +160°C
 All Input Voltages and V_{SS} -1.0 to +21V
 Supply Voltage V_{CC} -1.0 to +7V
 All Outputs and Supply Voltage
 V_{BB} with respect to GND -1.0 to +25V
 Power Dissipation at 25°C. 2 Watts ⁽¹⁾

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(1) Refer to the graph of Junction Temperature versus Total Power Dissipation on page 5-10 for other temperatures.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 16\text{V} \pm 5\%$, $V_{BB} - V_{SS} = 3.0\text{V to } 4.0\text{V}$

SYMBOL	TEST	LIMIT		UNIT	CONDITIONS
		MIN.	MAX.		
I_{FD}	DATA INPUT LOAD CURRENT		-0.25	mA	$V_D = .45\text{V}$, $V_{CC} = 5.25\text{V}$, All Other Inputs at 5.25V, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
I_{FE}	ENABLE INPUT LOAD CURRENT		-0.50	mA	$V_E = .45\text{V}$, $V_{CC} = 5.25\text{V}$, All Other Inputs at 5.25V, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
I_{RD}	DATA INPUT LEAKAGE CURRENT		20	μA	$V_D = 19\text{V}$, $V_{CC} = 5.0\text{V}$, All Other Inputs Grounded, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
I_{RE}	ENABLE INPUT LEAKAGE CURRENT		20	μA	$V_E = 19\text{V}$, $V_{CC} = 5.0\text{V}$, All Other Inputs Grounded, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
V_{OL}	OUTPUT "LOW" VOLTAGE		.8 .7 .6	$\text{V}(0^\circ\text{C})$ $\text{V}(25^\circ\text{C})$ $\text{V}(70^\circ\text{C})$	$I_{OL} = 500\mu\text{A}$, $V_{CC} = 4.75\text{V}$ $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$ All Inputs at 2.0V
$V_{OH}(\text{MIN.})$	OUTPUT "HIGH" VOLTAGE	$V_{SS} - .7$ $V_{SS} - .6$ $V_{SS} - .5$		$\text{V}(0^\circ\text{C})$ $\text{V}(25^\circ\text{C})$ $\text{V}(70^\circ\text{C})$	$I_{OH} = -500\mu\text{A}$, $V_{CC} = 5.0\text{V}$ $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$ All Inputs at 0.85V
$V_{OH}(\text{MAX.})$			$V_{SS} + 1.0$	V	$I_{OH} = 5\text{mA}$, $V_{CC} = 5.0\text{V}$ $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
I_{OL}	OUTPUT SINK CURRENT	100		mA	$V_O = 4\text{V}$, $V_{CC} = 5.0\text{V}$, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$, $V_E = V_D = 2.0\text{V}$
I_{OH}	OUTPUT SOURCE CURRENT	-100		mA	$V_O = V_{SS} - 4\text{V}$, $V_{CC} = 5.0\text{V}$, $V_{SS} = 16\text{V}$ $V_{BB} = 19\text{V}$, $V_E = V_D = 0.85\text{V}$
V_{IL}	INPUT "LOW" VOLTAGE		1.0	V	$V_{CC} = 5.0\text{V}$, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}$, $V_{SS} = 16\text{V}$, $V_{BB} = 19\text{V}$
C_{IN}	INPUT CAPACITANCE	8(Typical)		pF	$V_{BIAS} = 2.0\text{V}$, $V_{CC} = 0\text{V}$

POWER SUPPLY CURRENT DRAIN:
All Outputs "Low"

Symbol	Parameter	Min.	Max.	Unit	Conditions
I_{CC}	Current from V_{CC}		83	mA	$V_{CC} = 5.25\text{V}$, $V_{SS} = 16.8\text{V}$, $V_{BB} = 20.8\text{V}$ All Inputs Open
I_{SS}	Current from V_{SS}		250	μA	
I_{BB}	Current from V_{BB}		21	mA	
P_{TOTAL}	Total Power Dissipation		900	mW	

All Outputs "High"

I_{CC}	Current from V_{CC}		33	mA	$V_{CC} = 5.25\text{V}$, $V_{SS} = 16.8\text{V}$, $V_{BB} = 20.8\text{V}$ All Inputs Grounded
I_{SS}	Current from V_{SS}		250	μA	
I_{BB}	Current from V_{BB}		3	mA	
P_{TOTAL}	Total Power Dissipation		250	mW	

Standby Condition with $V_{CC} = 0\text{V}$, $V_{SS} = V_{BB}$

I_{CC}	Current from V_{CC}		0	mA	$V_{CC} = 0\text{V}$, $V_{SS} = 16.8\text{V}$, $V_{BB} = 16.8\text{V}$
I_{SS}	Current from V_{SS}		250	μA	
I_{BB}	Current from V_{BB}		250	μA	
P_{TOTAL}	Total Power Dissipation		10	mW	

MEMORY SUPPORT

SWITCHING CHARACTERISTICS

A.C. CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 16\text{V} \pm 5\%$, $V_{BB} = V_{SS} + 3$ to 4V , $f = 2\text{ MHz}$, 50% Duty Cycle

SYMBOL	TEST	LIMITS (ns)				
		$C_L = 100\text{ pF}$		$C_L = 200\text{ pF}$		DELAY DIFFERENTIAL ⁽¹⁾
		MIN.	MAX.	MIN.	MAX.	$C_L = 200\text{ pF}$ MAX.
t_{+-}	INPUT TO OUTPUT DELAY	5	15	5	15	5
t_{-+}	INPUT TO OUTPUT DELAY	5	25	5	25	10
t_r	OUTPUT RISE TIME	5	20	5	30	10
t_f	OUTPUT FALL TIME	5	20	10	30	10
t_D	DELAY + RISE OR FALL TIME	10	35	20	45	10

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the t_{-+} parameter are within a maximum of 10 nsec of each other in the same package.


MEMORY SUPPORT

WAVEFORMS




TYPICAL CHARACTERISTICS

SWITCHING TIME VS. AMBIENT TEMPERATURE




SWITCHING TIME VS. LOAD CAPACITANCE




POWER AND SWITCHING CHARACTERISTICS


POWER CONSUMED IN CHARGING AND DISCHARGING LOAD CAPACITANCE OVER 0V TO 16V INTERVAL




NO LOAD D.C. POWER DISSIPATION VS. OPERATING DUTY CYCLE



JUNCTION TEMPERATURE VS. TOTAL POWER DISSIPATION OF THE CIRCUIT



WORST CASE LOAD CAPACITANCE ON EACH OUTPUT VS. FREQUENCY OF SWITCHING



MEMORY SUPPORT

3207A-1


QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER

■ **Power Supply Voltage Compatible with the High Voltage 1103-1**


■ **1103-1 Memory Compatible at Output**

The Intel 3207A-1 is the high voltage version of the standard 3207A, and is compatible with the 1103-1. The 3207A-1 has all the same features as the standard 3207A. The absolute maximum ratings and pin configuration are repeated below for convenience, while the DC and AC characteristics appear below and on the next page.

PIN CONFIGURATION



LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +55°C
 Storage Temperature -65°C to +160°C
 All Input Voltages -1.0 to +21 Volts
 Supply Voltage V_{CC} -1.0 to +7.0 Volts
 All Outputs and Supply Voltages V_{BB} and V_{SS}
 with respect to GND. -1.0 to +25 Volts
 Power Dissipation at 25°C 2 Watts

COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


MEMORY SUPPORT

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 55^\circ\text{C}, V_{CC} = 5\text{V} \pm 5\%, V_{SS} = 19\text{V} \pm 5\%, V_{BB} - V_{SS} = 3.0\text{V to } 4.0\text{V}$

SYMBOL	TEST	LIMIT		UNIT	CONDITIONS
		MIN.	MAX.		
I_{FD}	DATA INPUT LOAD CURRENT		-0.25	mA	$V_D = .45\text{V}, V_{CC} = 5.25\text{V}$, All Other Inputs at 5.25V, $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
I_{FE}	ENABLE INPUT LOAD CURRENT		-0.50	mA	$V_E = .45\text{V}, V_{CC} = 5.25\text{V}$, All Other Inputs at 5.25V, $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
I_{RD}	DATA INPUT LEAKAGE CURRENT		20	μA	$V_D = 19\text{V}, V_{CC} = 5.0\text{V}$, All Other Inputs Grounded, $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
I_{RE}	ENABLE INPUT LEAKAGE CURRENT		20	μA	$V_E = 19\text{V}, V_{CC} = 5.0\text{V}$, All Other Inputs Grounded, $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
V_{OL}	OUTPUT "LOW" VOLTAGE		0.8 0.7 0.6	V(0°C) V(25°C) V(55°C)	$I_{OL} = 500\mu\text{A}, V_{CC} = 4.75\text{V}$ $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$ All Inputs at 2.0V
$V_{OH}(\text{MIN.})$	OUTPUT "HIGH" VOLTAGE	$V_{SS} - 0.7$ $V_{SS} - 0.6$ $V_{SS} - 0.5$		V(0°C) V(25°C) V(55°C)	$I_{OH} = -500\mu\text{A}, V_{CC} = 5.0\text{V}$ $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$ All Inputs at 0.85V
$V_{OH}(\text{MAX.})$			$V_{SS} + 1.0$	V	$I_{OH} = 5\text{mA}, V_{CC} = 5.0\text{V}$ $V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
I_{OL}	OUTPUT SINK CURRENT	100		mA	$V_O = 4\text{V}, V_{CC} = 5.0\text{V}, V_{SS} = 19\text{V},$ $V_{BB} = 23\text{V}, V_E = V_D = 2.0\text{V}$
I_{OH}	OUTPUT SOURCE CURRENT	-100		mA	$V_O = V_{SS} - 4\text{V}, V_{CC} = 5.0\text{V}, V_{SS} = 19\text{V}$ $V_{BB} = 23\text{V}, V_E = V_D = 0.85\text{V}$
V_{IL}	INPUT "LOW" VOLTAGE		1.0	V	$V_{CC} = 5.0\text{V}, V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}, V_{SS} = 19\text{V}, V_{BB} = 23\text{V}$
C_{IN}	INPUT CAPACITANCE	8(Typical)		pF	$V_{BIAS} = 2.0\text{V}, V_{CC} = 0\text{V}$

C. REFRESH MEMORY CYCLE WITH MEMORY NOT BUSY


(Numbers in parentheses are minimum values in ns unless otherwise specified.)




NOTE 1: t_{RR} (26ns MAX) IF PRIORITY CONTENTION IS ELIMINATED; t_{RRC}

MEMORY SUPPORT


D. REFRESH MEMORY CYCLE WITH MEMORY BUSY (FOLLOWING SYSTEM CYCLE)



E. TYPICAL APPLICATION OF 3222 REFRESH CONTROLLER IN A 2107C SYSTEM



F. USE OF 3222 FOR REFRESH TIMING AND CONTROL IN A 2104A SYSTEM



PIN NAMES AND FUNCTIONS

Pin No.	Pin Name	Function
1	\overline{Q}	Output of the internal Refresh Request latch. This pin may be connected to the Refresh Request input (REFREQ) directly for asynchronous sequential mode refresh or indirectly through control logic for burst mode or synchronous mode refresh (see text).
2	$\overline{\text{REFREQ}}$	Refresh Request input (active when low). The request is honored only if the memory is not presently executing a cycle ($\overline{\text{BUSY}}$ high) and if a system cycle request did not occur first.
3	$\overline{\text{CYREQ}}$	System Memory Cycle Request input (active when low). The request is honored only if the memory is not presently executing a cycle ($\overline{\text{BUSY}}$ high) and if a refresh request did not occur first.
4	$\overline{\text{STARTCY}}$	Output signal indicating to external circuitry that a memory cycle (system or refresh) is to begin. See text for timing considerations for a refresh cycle.
5-7 15-17	$A_0\text{-}A_5$	Low order system address inputs. These addresses are multiplexed to the address output pins ($\overline{O}_0\text{-}\overline{O}_5$) during a system cycle.
8-10	$\overline{O}_0\text{-}\overline{O}_5$	Low order memory address outputs. During a system cycle these outputs give the low order ($A_0\text{-}A_5$) address of a memory access. During a refresh cycle these outputs give the refresh address (generated internal to the 3222).
11	GROUND	Ground.
18	$\overline{\text{BUSY}}$	An externally generated signal which the 3222 monitors to determine memory system status. If $\overline{\text{BUSY}}$ is high the memory is not busy and a system or refresh cycle may begin. If $\overline{\text{BUSY}}$ is low the memory is being accessed for a data I/O or refresh cycle and no other cycle may begin.
19	$\overline{\text{REFON}}$	The 3222 output which when low indicates the memory system is either ready to begin or is in a refresh cycle (Refresh On).
20	$\overline{\text{ACK}}$	The 3222 output which when low indicates the memory system is either ready to begin or is in a system cycle (system cycle request accepted and acknowledged).

Pin No.	Pin Name	Function
21	RX/CX	Connection point for the RC network which determines the refresh period for sequential refresh mode. (See Refresh Control section).
22	VCC	+5 volt supply.

FUNCTIONAL DESCRIPTION

The Intel® 3222 performs the four basic functions of a refresh controller by:

1. Providing a refresh timing oscillator.
2. Generating six bit refresh addresses.
3. Multiplexing refresh and system addresses to the six low order address inputs ($\overline{O}_0\text{-}\overline{O}_5$).
4. Providing control signals for both refresh and memory cycle accesses.

As shown in the pin configuration figure, the 3222 has as inputs the six low order ($A_0\text{-}A_5$) system addresses. These addresses are internally multiplexed with six internally generated refresh addresses. The output of these multiplexers provide the six low order addresses to the memory array.

The block diagram shows the four main circuit categories of the 3222. An explanation of the workings of each of these categories is given in the Device Operation section from a users point of view.

DEVICE OPERATION

Operation of the Intel® 3222 Refresh Controller is most easily explained by considering five conditions presented by the three input control lines Cycle Request ($\overline{\text{CYREQ}}$), Refresh Request ($\overline{\text{REFREQ}}$), and System Busy ($\overline{\text{BUSY}}$). These conditions are:

1. System memory cycle request — memory not busy ($\overline{\text{BUSY}} = \text{High}$)
2. System memory cycle request — memory busy ($\overline{\text{BUSY}} = \text{Low}$)
3. Refresh cycle request — memory not busy ($\overline{\text{BUSY}} = \text{High}$)
4. Refresh cycle request — memory busy ($\overline{\text{BUSY}} = \text{Low}$)
5. Simultaneous system memory cycle and refresh cycle requests.

Condition 5 is actually a subset of the four previous conditions and is included for completeness.

As is implied in the five conditions, the response of the 3222 to both refresh and memory cycles is dependent on the state of the $\overline{\text{BUSY}}$ input. The $\overline{\text{BUSY}}$ signal is generated externally to the 3222 and, when low, defines the time when the memory is performing a cycle (refresh or memory access). It is important to assure that $\overline{\text{BUSY}}$ is low for the entire memory cycle time. Interference may occur in asynchronous memory systems if the $\overline{\text{BUSY}}$ input goes high prematurely. (An asynchronous memory system is one in which the refresh and memory cycle requests occur independent of each other.)

System Memory Cycle Request — Memory Not Busy

This section details operation of the 3222 when the memory is not busy and a request for a system memory cycle is made (See Figure A for timing sequences). The request for a memory cycle is made by the $\overline{\text{CYREQ}}$ input going low. The Start Cycle output $\overline{\text{STARTCY}}$ goes low at t_{RS} after $\overline{\text{CYREQ}}$. $\overline{\text{STARTCY}}$ is used for two purposes:

1. To set the external $\overline{\text{BUSY}}$ latch. (See Figure E.)
2. To initiate memory system timing (after appropriate delay).

The required delay time depends on system configuration and associated delay paths for both Chip Enable (2107B input signal) and system addresses.

The low going $\overline{\text{BUSY}}$ input causes the internally generated Start Cycle output to go high and the Acknowledge output $\overline{\text{ACK}}$ to go low (after t_{BK} time). The Acknowledge output confirms that the requested system memory cycle has been accepted by the 3222. Note that the cycle request input may be returned to the high state when the $\overline{\text{BUSY}}$ input goes low. However, at the designer's discretion, the cycle request line may remain low until "just prior" to $\overline{\text{BUSY}}$ returning high. (If $\overline{\text{BUSY}}$ goes high before $\overline{\text{CYREQ}}$ goes high, another memory access may inadvertently be started.)

When the memory is not busy and a cycle request has been made, the low order system address delay through the 3222 is t_{AA} nsec. When the 3222 is not busy, the low order system addresses ($\overline{\text{A}}_0\text{--}\overline{\text{A}}_5$) are gated through to the output ($\overline{\text{O}}_0\text{--}\overline{\text{O}}_5$) independent of any other input.

System Memory Cycle Request — Memory Busy

The major differences between a system memory cycle request when the system is busy and when it is not busy (as previously described) are:

1. The Start Cycle output $\overline{\text{STARTCY}}$ does not go low until t_{BS} after the rising edge of the $\overline{\text{BUSY}}$ input. (Even though the $\overline{\text{CYREQ}}$ input is low.)
2. Output addresses $\overline{\text{O}}_0\text{--}\overline{\text{O}}_5$ change at or before t_{AA} time if the previous cycle was a system cycle request and change at or before t_{BAM} if the previous cycle was a Refresh Cycle request. (Note that the longer delay is after a refresh cycle.) See Figure B for definition of terms.

Note that for a system memory cycle following a refresh cycle, the refresh on output $\overline{\text{REFON}}$ goes high at or before t_{BR} relative to $\overline{\text{BUSY}}$ going high. Since the Acknowledge output $\overline{\text{ACK}}$ can not go low until after t_{HOLD} there is no ambiguity between $\overline{\text{REFON}}$ and $\overline{\text{ACK}}$. The memory is always defined as being in a refresh cycle, system cycle or no cycle.

Refresh Cycle — Memory Not Busy

Operation of the 3222 for a refresh request with the memory not busy (see Figure C) is similar to a system cycle request under the same condition. A refresh cycle is initiated by the Refresh Request input ($\overline{\text{REFREQ}}$) going low. This low going input causes both the Start Cycle output, $\overline{\text{STARTCY}}$, and Refresh On output, $\overline{\text{REFON}}$, to go low at t_{RS}

and t_{RR} (or t_{RR}) time respectively. The low going edge of $\overline{\text{STARTCY}}$ is used to set the external $\overline{\text{BUSY}}$ latch low. As in the previous two cases, the $\overline{\text{BUSY}}$ input must remain low for the entire cycle required by the memory. As in the previous two cases, the low going $\overline{\text{BUSY}}$ drives the $\overline{\text{STARTCY}}$ output high.

Refresh Cycle — Memory Busy

For this condition, it is assumed that the previous cycle was a system access cycle. Timing conditions for this operation are shown in Figure D. Here, the $\overline{\text{STARTCY}}$ input goes low t_{BS} after $\overline{\text{BUSY}}$ returns high from the previous cycle. As before, $\overline{\text{REFON}}$ goes low t_{BR} after $\overline{\text{BUSY}}$ goes high. After t_{HOLD} , relative to $\overline{\text{STARTCY}}$, $\overline{\text{BUSY}}$ again goes low and places the low order refresh addresses on the address outputs ($\overline{\text{O}}_0\text{--}\overline{\text{O}}_5$) after t_{BAR} time. Internal refresh timing is performed in a manner identical to that described in Refresh Cycle-Memory Not Busy section.

Simultaneous Refresh and Memory System Cycle Request

The simultaneous request for a refresh and memory system access is almost a certainty in asynchronous systems. It is, therefore, necessary to have circuitry in any refresh controller capable of resolving the attendant ambiguity with minimum additional delay. The Intel® 3222 Refresh Controller has just such a circuit. (All timing parameters specified for asynchronous operation assume that a refresh and memory system request can occur at the same time.) A latch internal to the 3222 decides which signal ($\overline{\text{CYREQ}}$ or $\overline{\text{REFREQ}}$) it will accept if both occur simultaneously, and conditions the other control circuits appropriately. If a refresh cycle was accepted, $\overline{\text{REFON}}$ will go low at the appropriate time. If a memory system access was accepted then $\overline{\text{ACK}}$ will go low at the appropriate time.

Refresh Control

The 3222 controls both burst and distributed refresh modes. The burst refresh mode requires that $\overline{\text{REFREQ}}$ be generated externally to the 3222 since refresh is completed in 64 consecutive cycles every 2ms. A system requiring distributed refresh timing, however can be controlled either by the 3222 or by external circuitry. If refresh timing is to be controlled by the 3222 the output $\overline{\text{Q}}$ is tied to the $\overline{\text{REFREQ}}$ input. Timing is controlled by an oscillator internal to the 3222. The desired refresh timing interval is determined by:

$$1. t_{\text{REF}} = .63 R_x C_x / r$$

Where:

t_{REF} = the total time between refreshes (e.g. 2msec) in msec.

r = the number of rows to be refreshed on the memory device (for the 2107C $r = 64$).

R_x = external timing resistance in $K\Omega$ (3K to 10K)

C_x = external timing capacitance in μf . (0.005 μf to 0.02 μf)

The 3222's oscillator stability is guaranteed to be $\pm 2\%$ for a given part and $\pm 6\%$ from part to part, both over the ranges $0^\circ\text{C} \leq T_A \leq 75^\circ\text{C}$ and $V_{\text{CC}} = 5.0\text{V} \pm 5\%$.

Figure F shows how the 3222 may be used to control refresh in a 2104A system.

3232

ADDRESS MULTIPLEXER AND REFRESH COUNTER FOR 4K DYNAMIC RAMs


- Ideal for 2104A
 - Simplifies System Design
 - Reduces Package Count
 - Standard 24-Pin DIP
- Address Input to Output Delay:
9ns Maximum Driving 15pF,
25ns Maximum Driving 250pF
 - Suitable for Either Distributed or
Burst Refresh
 - Single Power Supply: +5 Volts $\pm 10\%$

MEMORY SUPPORT

The Intel® 3232 contains an address multiplexer and refresh counter for multiplexed address dynamic RAMs requiring refresh of up to 6 input addresses (or 4K bits for 64 x 64 organization). It multiplexes twelve bits of system supplied address to six output address pins. The device also contains a 6 bit refresh counter which is externally controlled so that either distributed or burst refresh may be used. The high performance of the 3232 makes it especially suitable for use with high speed N-channel RAMs like the 2104A.

The 3232 operates from a single +5 volt power supply and is specified for operation over a 0 to +75°C ambient temperature range.

PIN CONFIGURATION




NOTE: A_0 THROUGH A_5 ARE ROW ADDRESSES.
 A_6 THROUGH A_{11} ARE COLUMN ADDRESSES.

TRUTH TABLE AND DEFINITIONS:

REFRESH ENABLE	ROW ENABLE	OUTPUT
H	X	REFRESH ADDRESS (FROM INTERNAL COUNTER)
L	H	ROW ADDRESS (A_0 THROUGH A_5)
L	L	COLUMN ADDRESS (A_6 THROUGH A_{11})

COUNT - ADVANCES INTERNAL REFRESH COUNTER.
ZERO DETECT - INDICATES A ZERO IN THE REFRESH ADDRESS (USED IN BURST REFRESH MODE).

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65° to +125°C
Storage Temperature	-65° to +160°C
All Input, Output, or Supply Voltages	-0.5V to +7 Volts
Output Currents	100mA
Power Dissipation	1W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

All Limits Apply for $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+75^\circ C$

SYMBOL	PARAMETER	LIMITS			UNIT	TEST CONDITIONS
		MIN.	TYP. (1)	MAX.		
I_F	Input Load Current		-0.04	-0.25	mA	$V_{IN} = 0.45V$
I_R	Input Leakage Current		0	10	μA	$V_{IN} = 5.5V$
V_{IH}	Input High Voltage	2.0			V	
V_{IL}	Input Low Voltage			0.8	V	
V_{OL}	Output Low Voltage		0.25	0.40	V	$I_{OL} = 5mA$
V_{OH}	Output High Voltage (\bar{O}_0 - \bar{O}_5)	2.8	4.0		V	$I_{OH} = -1mA$
V_{OH1}	Output High Voltage (Zero Detect)	2.4	3.3		V	$I_{OH} = -1mA$
I_{CC}	Power Supply Current		100	150	mA	$V_{CC} = 5.5V$

Note 1. Typical values are for $T_A = 25^\circ C$ and $V_{CC} = 5.0V$.

A.C. CHARACTERISTICS

All Limits Apply for $V_{CC} = +5.0V \pm 10\%$, $T_A = 0^\circ C$ to $75^\circ C$, Load = 1 TTL, $C_L = 250pF$, Unless Otherwise Specified.


SYMBOL	PARAMETER	MIN.	TYP. ⁽¹⁾	MAX.	UNIT	CONDITIONS
t_{AO}	Address Input to Output Delay		6	9	ns	Refresh Enable = Low ^{(1) (2)}
t_{AO1}	Address Input to Output Delay		16	25	ns	Refresh Enable = Low
t_{OO}	Row Enable to Output Delay	7	12	27	ns	Refresh Enable = Low ^{(1) (2)}
t_{OO1}	Row Enable to Output Delay	12	28	41	ns	Refresh Enable = Low
t_{EO}	Refresh Enable to Output Delay	7	14	27	ns	Note 1, 2
t_{EO1}	Refresh Enable to Output Delay	12	30	45	ns	
t_{CO}	Count to Output	15	40	60	ns	Refresh Enable = High ^{(1) (2)}
t_{CO1}	Count to Output	20	55	80	ns	Refresh Enable = High
f_c	Counting Frequency	5			MHz	
t_{CPW}	Count Pulse Width	35			ns	
t_{CZ}	Count to Zero Detect	15		70	ns	Note 2

Note 1: $V_{CC} = 5.0V$, $T_A = 25^\circ C$


2: $C_L = 15pF$

A.C. TIMING WAVEFORMS (Typically used with 2104A)

NORMAL CYCLE



REFRESH CYCLE



PIN NAMES AND FUNCTIONS

Pin No.	Pin Name	Function
1	Count Input	Active low input increments internal six bit counter by one for each count pulse in.
2	Refresh Enable Input	Active high input which determines whether the 3232 is in refresh mode (H) or address enable (L).
7,3,5,18,20,22	A ₀ -A ₅ Inputs	Row Address inputs.
8,4,6,17,19,21	A ₆ -A ₁₁ Inputs	Column address inputs.
9,11,10,16,15,14	\bar{O}_0 - \bar{O}_5 Outputs	Address outputs to memories. Inverted with respect to address inputs.
12	GND	Power supply ground.
13	\bar{Zero} Detect Output	Active low output which senses that all six bits of refresh address in the counter are zero. Can be used in the burst mode to sense refresh completion.
23	Row Enable Input	High input selects row, low input selects column addresses of the driven memories.
24	V _{CC}	+5V power supply input.

DEVICE OPERATION

The Intel[®] 3232 Address Multiplexer/Refresh Counter performs the following functions:

1. Row, Column and Refresh Address multiplexing
2. Address counting for burst or distributed refresh.

These functions are controlled by two signals: Refresh Enable and Row Enable, both of which are active high TTL

inputs. The truth table on page 1 shows the levels required to multiplex to the output:

1. Refresh addresses (from internal counter)
2. Row addresses (A₀ through A₅)
3. Column addresses (A₆ through A₁₁)

Burst Refresh Mode

When refresh is requested, the refresh enable input is high. This input is ANDed with the 6 outputs of the internal 6 bit counter. At each \bar{Count} pulse the counter increments by one, sequencing the outputs (\bar{O}_0 - \bar{O}_5) through all 64 row addresses. When the counter sequences to all zeros, the Zero Detect output goes low signaling the end of the refresh sequence. Due to counter decoding spikes, the Zero Detect output is valid only after t_{CZ} following the low going edge of \bar{Count} .

Distributed Refresh Mode

In the distributed refresh mode, one row is selected for refresh each ($t_{REFRESH}/n$) time where n = number of rows in the device and $t_{REFRESH}$ is the specified refresh rate for the device. For the 2104A $t_{REFRESH} = 2\text{msec}$ and $n = 64$, therefore one row is refreshed each $31\ \mu\text{sec}$. Following the refresh cycle at row n_x , the Count input is pulsed, advancing the refresh address by one row so that the next refresh cycle will be performed on row n_{x+1} . The Count input may be pulsed following each refresh cycle or within the refresh cycle after the specified memory device address hold time.

Row and Column Address

All twelve system address lines are applied to the inputs of the 3232. When Refresh Enable is low and Row Enable is high, input addresses A₀-A₅ are gated to the outputs and applied to the driven memories. Conversely, when Row Enable is low (with Refresh Enable still low), input addresses A₆-A₁₁ are gated to the outputs and applied to the driven memories.

Figure 1 shows a typical connection between the 3232 and the 2104A 4K dynamic RAM. When the memory devices are driven directly by the 3232, the address applied to the memory devices is the inverse of the address at the 3232 inputs due to the inverted outputs of the 3232. This should be remembered when checking out the memory system.




Figure 1. Typical Connection of 3232 and 2104 Memories.

3242

ADDRESS MULTIPLEXER AND REFRESH COUNTER FOR 16K DYNAMIC RAMs


- Ideal For 2116
- Simplifies System Design
- Reduces Package Count
- Standard 28-Pin DIP
- Suitable For Either Distributed Or Burst Refresh
- Single Power Supply: +5 Volts $\pm 10\%$
- Address Input to Output Delay: 9ns Driving 15 pF, 25ns Driving 250pF

MEMORY SUPPORT

The Intel® 3242 is an address multiplexer and refresh counter for multiplexed address dynamic RAMs requiring refresh of 64 or 128 cycles. It multiplexes 14 bits of system supplied address to 7 output address pins. The device also contains a 7 bit refresh counter which is externally controlled so that either distributed or burst refresh may be used. The high performance of the 3242 makes it especially suitable for use with high speed N-channel RAMs like the 2116.

The 3242 operates from a single +5 volt power supply and is specified for operation over a 0 to +75°C ambient temperature range. It is fabricated by means of Intel's highly reliable Schottky bipolar process and is packaged in a hermetically sealed 28 pin Type D package.

PIN CONFIGURATION




NOTE: A₀ THROUGH A₆ ARE ROW ADDRESSES.
A₇ THROUGH A₁₃ ARE COLUMN ADDRESSES.

TRUTH TABLE AND DEFINITIONS:

REFRESH ENABLE	ROW ENABLE	OUTPUT
H	X	REFRESH ADDRESS (FROM INTERNAL COUNTER)
L	H	ROW ADDRESS (A ₀ THROUGH A ₆)
L	L	COLUMN ADDRESS (A ₇ THROUGH A ₁₃)

COUNT - ADVANCES INTERNAL REFRESH COUNTER.
ZERO DETECT - INDICATES ZERO IN THE FIRST 6 SIGNIFICANT REFRESH COUNTER BITS (USED IN BURST REFRESH MODE)

LOGIC DIAGRAM



A.C. Characteristics

All Limits Apply for $V_{CC} = +5.0V \pm 10\%$, $T_A = 0^\circ C$ to $75^\circ C$, Load = 1 TTL, $C_L = 250pF$, Unless Otherwise Specified.

SYMBOL	PARAMETER	MIN.	TYP. ⁽¹⁾	MAX.	UNIT	CONDITIONS
t_{AO}	Address Input to Output Delay		6	9	ns	Refresh Enable = Low ⁽²⁾⁽³⁾
t_{AOI}	Address Input to Output Delay		16	25	ns	Refresh Enable = Low
t_{OO}	Row Enable to Output Delay	7	12	27	ns	Refresh Enable = Low ⁽²⁾⁽³⁾
t_{OOI}	Row Enable to Output Delay	12	28	41	ns	Refresh Enable = Low
t_{EO}	Refresh Enable to Output Delay	7	14	27	ns	Notes 2, 3
t_{EOI}	Refresh Enable to Output Delay	12	30	45	ns	
t_{CO}	Count to Output	15	40	60	ns	Refresh Enable = High ⁽²⁾⁽³⁾
t_{COI}	Count to Output	20	55	80	ns	Refresh Enable = High
f_C	Counting Frequency			5	MHz	
t_{CPW}	Count Pulse Width	35			ns	
t_{CZ}	Count to Zero Detect	15		70	ns	Note 3


Notes: 1. Typical values are for $T_A = 25^\circ C$ and $V_{CC} = 5.0V$.

2. $T_A = 25^\circ C$, $V_{CC} = 5.0V$.


3. $C_L = 15 pF$.

A.C. TIMING WAVEFORMS (Typically used with 2116)

NORMAL CYCLE



REFRESH CYCLE



Absolute Maximum Ratings*

Temperature Under Bias	-10° to +85° C
Storage Temperature	-65° to +150° C
All Input, Output, or Supply Voltages	-0.5V to +7 Volts
Output Currents	100mA
Power Dissipation	1W

***COMMENT:**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics


All Limits Apply for $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+75^\circ C$

SYMBOL	PARAMETER	LIMITS			UNIT	TEST CONDITIONS
		MIN.	TYP. (1)	MAX.		
I_F	Input Load Current		-0.04	-0.25	mA	$V_{IN} = 0.45V$, Note 2
I_R	Input Leakage Current		0.01	10	μA	$V_{IN} = 5.5V$
V_{IH}	Input High Voltage	2.0			V	
V_{IL}	Input Low Voltage			0.8	V	
V_{OL}	Output Low Voltage		0.25	0.40	V	$I_{OL} = 8mA$
V_{OH}	Output High Voltage ($\bar{O}_0\text{-}\bar{O}_6$)	3.0	4.0		V	$I_{OH} = -1mA$
V_{OH1}	Output High Voltage (Zero Detect)	2.4	3.3		V	$I_{OH} = -1mA$
I_{CC}	Power Supply Current		105	165	mA	$V_{CC} = 5.5V$

- Notes:** 1. Typical values are for $T_A = 25^\circ C$ and $V_{CC} = 5.0V$.
 2. Inputs are high impedance, TTL compatible, and suitable for bus operation.

Packaging Information

28 LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D



MEMORY
SUPPORT

PIN NAMES AND FUNCTIONS

Pin No.	Pin Name	Function
1	Count Input*	Active low input increments internal 7-bit counter by one for each count pulse in.
2	Refresh Enable Input*	Active high input which determines whether the 3242 is in refresh mode (H) or address enable (L).
9,5,7,21,23,25,27	A ₀ –A ₆ Inputs*	Row address inputs.
10,6,8,20,22,24,26	A ₇ –A ₁₃ Inputs*	Column address inputs.
11,13,12,18,17,16,19	\bar{O}_0 – \bar{O}_6 Outputs	Address outputs to memories. Inverted with respect to address inputs.
14	GND	Power supply ground.
15	\bar{Zero} Detect Output	Active low output which senses that the six low order bits of refresh address in the counter are zero. Can be used in the burst mode to sense refresh completion.
3	Row Enable Input*	High input selects row, low input selects column addresses of the driven memories.
28	V _{CC}	+5V power supply input.

*The inputs are high impedance, TTL compatible, and suitable for bus operation.

DEVICE OPERATION

The Intel® 3242 Address Multiplexer/Refresh Counter performs the following functions:

1. Row, Column and Refresh Address multiplexing.
2. Address Counting for burst or distributed refresh.

These functions are controlled by two signals: Refresh Enable and Row Enable, both of which are active high TTL inputs. The truth table on page 1 shows the levels required to multiplex to the output:

1. Refresh addresses (from internal counter).

2. Row addresses (A₀ through A₆).
3. Column addresses (A₇ through A₁₃).

Burst Refresh Mode

When refresh is requested, the refresh enable input is high. This input is ANDed with the seven outputs of the internal 7-bit counter. At each Count pulse the counter increments by one, sequencing the outputs (\bar{O}_0 – \bar{O}_6) through 128 row addresses. When the first six significant bits of the counter sequence to all zeros, the \bar{Zero} Detect output goes low, signaling the end of the refresh sequence. Due to counter decoding spikes, the \bar{Zero} Detect output is valid only after t_{CZ} following the low-going edge of Count. The \bar{Zero} Detect output used in this manner signals the completion of 64 refresh cycles. To use the 128-cycle burst refresh mode, an external flip-flop must be driven by the \bar{Zero} Detect.

Distributed Refresh Mode

In the distributed refresh mode, one row is selected for refresh each ($t_{REFRESH}/n$) time where n = number of refresh cycles required for the device and $t_{REFRESH}$ is the specified refresh rate for the device. For the 2116 $t_{REFRESH} = 2$ msec and $n = 128$ or 64, therefore, one row is refreshed each 15.5 or 31 μ sec, respectively. Following the refresh cycle at row n_x , the Count input is pulsed, advancing the refresh address by one row so that the next refresh cycle will be performed on row n_{x+1} . The Count input may be pulsed following each refresh cycle or within the refresh cycle after the specified memory device address hold time.

Row and Column Address

All 14 system address lines are applied to the inputs of the 3242. When Refresh Enable is low and Row Enable is high, input addresses A₀–A₆ are gated to the outputs and applied to the driven memories. Conversely, when Row Enable is low (with Refresh Enable still low), input addresses A₇–A₁₃ are gated to the outputs and applied to the driven memories. Figure 1 shows a typical connection between the 3242 and the 2116 16K dynamic RAM. When the memory devices are driven directly by the 3242, the address applied to the memory devices is the inverse of the address at the 3242 inputs due to the inverted outputs of the 3242. This should be remembered when checking out the memory system.




Figure 1. Typical Connection of 3242 and 2116 Memories.



3245

QUAD TTL-TO-MOS DRIVER FOR 4K N-CANNEL MOS RAMs

- Fully Compatible with 4K RAMs Without Requiring Extra Supply or External Devices
- High Speed, 32 nsec Max. — Delay + Transition Time
- Low Power — 75mW Typical Per Channel
- High Density — Four Drivers in One Package
- TTL and DTL Compatible Inputs
- CerDIP Package — 16 Pin DIP
- Only +5 and +12 Volt Supplies Required


MEMORY SUPPORT

The Intel® 3245 is a Quad Bipolar-to-MOS driver which accepts TTL and DTL input signals. It provides high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107B. The circuit operates from two power supplies which are 5 and 12 volts. Input and output clamp diodes minimize line reflections.

The device features two common enable inputs, a refresh select input, and a clock control input for simplified system designs. The internal gating structure of the 3245 eliminates gating delays and minimizes package count.

The 3245 is fabricated by means of Intel's highly reliable Schottky bipolar process and is specified for operation over a 0 to +75°C ambient temperature range.


PIN CONFIGURATION



PIN NAMES

\bar{I}_1, \bar{I}_4	SELECT INPUTS	O_1, O_4	DRIVER OUTPUTS
E_1, E_2	ENABLE INPUTS	V_{CC}	+5V POWER SUPPLY
\bar{R}	REFRESH SELECT INPUT	V_{DD}	+12V POWER SUPPLY
\bar{C}	CLOCK CONTROL INPUT	NC	NOT CONNECTED

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to 85°C
Storage Temperature	-65°C to +150°C
Supply Voltage, V_{CC}	-0.5 to +7V
Supply Voltage, V_{DD}	-0.5 to +14V
All Input Voltages	-1.0 to V_{DD}
Outputs for Clock Driver	-1.0 to $V_{DD} + 1V$
Power Dissipation at 25°C	2W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 75°C , $V_{CC} = 5.0V \pm 5\%$, $V_{DD} = 12V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
I_{FD}	Input Load Current, $\bar{I}_1, \bar{I}_2, \bar{I}_3, \bar{I}_4$		-0.25	mA	$V_F = 0.45V$
I_{FE}	Input Load Current, $\bar{R}, \bar{C}, \bar{E}_1, \bar{E}_2$		-1.0	mA	$V_F = 0.45V$
I_{RD}	Data Input Leakage Current		10	μA	$V_R = 5.0V$
I_{RE}	Enable Input Leakage Current		40	μA	$V_R = 5.0V$
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 5\text{mA}$, $V_{IH} = 2V$
		-1.0		V	$I_{OL} = -5\text{mA}$
V_{OH}	Output High Voltage	$V_{DD} - 0.50$		V	$I_{OH} = -1\text{mA}$, $V_{IL} = 0.8V$
			$V_{DD} + 1.0$	V	$I_{OH} = 5\text{mA}$
V_{IL}	Input Low Voltage, All Inputs		0.8	V	
V_{IH}	Input High Voltage, All Inputs	2		V	

POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions – Input states to ensure the following output states:	Additional Test Conditions
I_{CC}	Current from V_{CC}	23	30	mA	High	$V_{CC} = 5.25V$ $V_{DD} = 12.6V$
I_{DD}	Current from V_{DD}	19	26	mA		
P_{D1}	Power Dissipation	365	485	mW		
	Power Per Channel	91	121	mW		
I_{CC}	Current from V_{CC}	29	39	mA	Low	
I_{DD}	Current from V_{DD}	12	15	mA		
P_{D2}	Power Dissipation	300	388	mW		
	Power Per Channel	75	97	mW		

A.C. CHARACTERISTICS $T_A = 0^\circ$ to 75°C , $V_{CC} = 5.0\text{V} \pm 5\%$, $V_{DD} = 12\text{V} \pm 5\%$

Symbol	Parameter	Min.[1]	Typ.[2,4]	Max.[3]	Unit	Test Conditions
t_{L+}	Input to Output Delay	5	11		ns	$R_{SERIES} = 0$
t_{DR}	Delay Plus Rise Time		20	32	ns	$R_{SERIES} = 0$
t_{L-}	Input to Output Delay	3	7		ns	$R_{SERIES} = 0$
t_{DF}	Delay Plus Fall Time		18	32	ns	$R_{SERIES} = 0$
t_T	Output Transition Time	10	17	25	ns	$R_{SERIES} = 20\Omega$
t_{DR}	Delay Plus Rise Time		27	38	ns	$R_{SERIES} = 20\Omega$
t_{DF}	Delay Plus Fall Time		25	38	ns	$R_{SERIES} = 20\Omega$

NOTES: 1. $C_L = 150\text{pF}$
 2. $C_L = 200\text{pF}$
 3. $C_L = 250\text{pF}$
 4. Typical values are measured at 25°C .

These values represent a range of total stray plus clock capacitance for nine 4K RAMs.


CAPACITANCE * $T_A = 25^\circ\text{C}$

Symbol	Test	Typ.	Max.	Unit
C_{I1}	Input Capacitance, $\bar{I}_1, \bar{I}_2, \bar{I}_3, \bar{I}_4$	5	8	pF
C_{I2}	Input Capacitance, $\bar{R}, \bar{C}, \bar{E}_1, \bar{E}_2$	8	12	pF


* This parameter is periodically sampled and is not 100% tested.
 Condition of measurement is $f = 1\text{ MHz}$, $V_{bias} = 2\text{V}$, $V_{CC} = 0\text{V}$, and $T_A = 25^\circ\text{C}$.

A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: 3.0V
 Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts
 Measurement Points: See Waveforms




WAVEFORMS




TYPICAL CHARACTERISTICS

INPUT TO OUTPUT DELAY VS. LOAD CAPACITANCE



DELAY PLUS TRANSITION TIME VS. LOAD CAPACITANCE



MEMORY SUPPORT

Typical System

Below is an example of a 64K x 18 bit memory system (each card is 16K x 18) employing the 3245 quad high voltage driver for the chip enable inputs. A single 3245 package drives 16K x 9 bits. A_0 through A_{11} are 2107B addresses.

MEMORY SUPPORT








TABLE 1.

CARD	INPUTS	
	\bar{E}_1	\bar{E}_2
A	ENABLE M	ENABLE P
B	ENABLE M	ENABLE Q
C	ENABLE N	ENABLE P
D	ENABLE N	ENABLE Q



Telecom 6



TELECOMMUNICATIONS

INTRODUCTION

The 2910 and 2911 Codecs (Coder-Decoder) are the first members of a family of advanced Telecommunication components. High density LSI fabrication techniques are used allowing sample and hold, digital to analog converter, and comparitors to be integrated on a single chip along with digital logic necessary to interface a full duplex PCM (Pulse Code Modulation) link.

The 2912 Line Filters are designed to interface directly to the Codecs to perform the filtering function required in PCM Systems. The 2912 is a fully integrated monolithic device that contains the transmit and receive filters, a 50/60 Hertz notch, power amplifiers, and features necessary to interface directly to the Codec.

The primary applications of the Codecs and Filters are in telephone systems for the transmission, switching and concentration of voice communications in PCM Systems.

TABLE OF CONTENTS

2910 PCM CODEC — μ LAW	6-3
2911 PCM CODEC — A LAW	6-14
2912 PCM LINE FILTERS	6-26

2910

PCM CODEC- μ LAW

8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G733 Compatible.
ATT T1 Compatible with 8th Bit Signaling
- Microcomputer Interface with On-Chip Time-Slot Computation
- 78dB Dynamic Range, with Resolution Equivalent to 12-Bit Linear Conversion Around Zero
- $\pm 5\%$ Power Supplies: +12V, +5V, -5V
- Precision On-Chip Voltage Reference
- Low Power Consumption 230mW Typ.
Standby Power 110mW Typ.
- All Digital Inputs and Outputs TTL Compatible
- Fabricated with Reliable N-Channel MOS Process

The Intel® 2910 is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link and provide in-band signaling.


The primary applications are in telephone systems:

- Transmission — T1 Carrier
- Switching — Digital PBX's and Central Office Switching Systems
- Concentration — Subscriber Carrier/Concentrators


The wide dynamic range of the 2910 (78dB) and the minimal conversion time (80 μ sec minimum) make it an ideal product for other applications, like:

- Data Acquisition
- Telemetry
- Secure Communications Systems
- Signal Processing Systems

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESCRIPTION

Pin No.	Symbol	Function	Description
1	CAP1x	Hold	Connections for the transmit holding capacitor. Refer to Applications Section.
2	CAP2x		
3	VFx	Input	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FSx, and the sample value is held in the external capacitor connected to the CAP1x and CAP2x leads until the encoding process is completed.
4	AUTO	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive inputs). Refer to the Codec Applications section.
5	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6	SIGR	Output	Signaling output SIGR is updated with the 8th bit of the receive PCM word on signaling frames, and is latched between two signaling frames. TTL interface.
7	VDD	Power	+12V, $\pm 5\%$; referenced to GRDD or GRDA, depending upon system grounding considerations.
8	DR	Input	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8-bits) through this lead at the proper time defined by FSR, CLKR, Dc, and CLKc.
9	PDN	Output	Active high when Codec is in the power down state. TTL interface. Open drain output.
10	VFR	Output	Analog output. The voltage present on VFR is the decoded value of the PCM word received on lead DR. This value is held constant between two conversions.
11	CAP1R	Hold	Connections for the receive holding capacitor. Refer to the Applications section.
12	CAP2R		
13	GRDD	Ground	Ground return common to the DC power supplies; VBB, VCC, and VDD.
14	Dx	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FSx, CLKx, Dc, and CLKc. TTL three-state output.

Pin No.	Symbol	Function	Description
15	\overline{TSx}	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the Dx lead. (Time-slot information used for diagnostic purposes and also to gate the data on the Dx lead.) TTL interface, open drain output.
16	VCC	Power	+5V, $\pm 5\%$, referenced to GRDD.
17	CLKR	Input	Master receive clock defining the bit rate on the receive PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
18	FSR	Input	Frame synchronization pulse for the receive PCM highway. Resets the on-chip time slot counter for the receive side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames and signaling frames for the receive side. TTL interface.
19	CLKx	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
20	FSx	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip time slot counter for the transmit side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames on the transmit side.
21	SIGx	Input	Signaling input. This digital input is transmitted as the 8th bit of the PCM word on the Dx lead, on signaling frames. TTL interface.
22	VBB	Power	-5V, $\pm 5\%$, referenced to GRDD or GRDA, depending upon system grounding considerations.
23	Dc	Input	Data input to program the Codec for the chosen mode of operation. TTL interface.
24	CLKc	Input	Clock input to clock in the data on the Dc lead in order to define the mode of operation of the Codec. TTL interface.

FUNCTIONAL DESCRIPTION

The 2910 PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.


In a typical telephone system the Codec is used between the PCM highways and the line filters.

The Codec provides two major functions:

- Encoding and decoding of analog signals (voice and call progress tones)
- Encoding and decoding of the signaling and supervision information

On a non-signaling frame, the Codec encodes the incoming analog signal at the frame rate (FS_x) into an 8-bit PCM word which is sent out on the D_x lead at the proper time. Similarly, on a non-signaling frame of the receive link, the Codec fetches an 8-bit PCM word from the receive highway (D_R lead) and decodes an analog value which will remain constant on lead VFR until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.

On a signaling frame, the Codec transmit side will encode the incoming analog signal as previously described and substitute the signal present on lead SIG_x for the least significant bit of the encoded PCM word. Similarly, on a receive signaling frame, the Codec will decode the 7 most significant bits according to the CCITT G733 recommendation and will output the least significant bit value on the SIG_R lead until the next signaling frame. Signaling frames on the send and receive sides are independent of each other.



Typical line Termination

The 2910 Codec is intended to be used on line and trunk terminations. The call progress tones (dial tone, busy tone, ring-back tone, re-order tone), and the pre-recorded announcements, can be sent through the voice-path, while signaling (off hook and disconnect supervision, rotary dial pulses, ring control) is sent through the signaling path.

Circuitry is provided within the Codec to internally define the transmit and receive time-slots in order to minimize the common equipment. This feature can be bypassed and discrete time-slots sent to each Codec within a system.


In the power-down mode, most functions of the Codec are disabled to reduce power dissipation to a minimum.

TELECOM

CODEC OPERATION

Codec Control

The operation of the 2910 is defined by serially loading an 8-bit word through the D_C lead (data) and the CLK_C lead (clock). The loading is asynchronous with the other operations of the Codec, and takes place whenever transitions occur on the CLK_C lead. The D_C input is loaded in during the trailing edge of the CLK_C input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10) or whether the Codec should go into the standby, power-down mode (11). In the latter case (11), the following 6 bits are irrelevant.

The last 6 bits of the control word define the time-slot assignment, from 000000 (time-slot 1) to 111111 (time-slot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

Bit 1	Bit 2	Mode
0	0	X & R
0	1	X
1	0	R
1	1	Standby

Bit 3 8	Time Slot
0 0 0 0 0 0	1
0 0 0 0 0 1	2
.	.
.	.
.	.
.	.
1 1 1 1 1 1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of time-slots for switching applications.

Microcomputer Control Mode

In the microcomputer mode, each Codec performs its own time-slot computation independently for the transmit and receive channels by counting clock pulses (CLK_X and CLK_R). All Codec's tied to the same data bus receive identical framing pulses (FS_X and FS_R). The framing pulses reset the on-chip time-slot counters every frame; hence the time-slot counters of all devices are synchronized. Each Codec is programmed via CLK_C and D_C for the desired transmit and receive time-slots according to the description in the Codec Control Section. All Codec's tied to the same D_R bus will, in general, have different receive time-slots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codec's may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous ($CLK_X = CLK_R$). There are no other restrictions on time-slot assignments; a device may have the same transmit and receive timeslot even if a single bus is used.

There are several requirements for using the CLK_C - D_C interface in the microcomputer mode.


1. A complete time-slot assignment, consisting of eight negative transitions of CLK_C , must be made in less than one frame period. The assignment can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of 125 μ sec (for an 8KHz frame rate). CLK_C must be left at a TTL low level when not assigning a time-slot.
2. A dead period of two frames must always be observed between successive time-slot assignments. The two frame delay is measured from the rising edge of the first

CLK_C transition of the previous time-slot assigned.


3. When the device is in the power-down state, an initialization time-slot assignment is required prior to the assignment of the desired time-slots. That is, the first assignment brings the device out of power-down but does not register the time-slot information in the lower six bits of the control word. Once the initialization time-slot assignment has been completed, the desired time-slots may be assigned according to the descriptions above. The two frame delay between the initialization and the time-slot assignment must be observed.

Example of Microcomputer Control Mode:

The two words 01000001 and 10000010 have been loaded into the Codec. The transmit side is now programmed for time-slot 2 and the receive side for time-slot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the time-slot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during time-slot 3.



In this example the Codec interface to the PCM highway then functions as shown below (FS_X and FS_R may be asynchronous).



Direct Control Mode

In the Direct Mode, unlike the microcomputer mode, the Codec time-slots bear a fixed phase relationship to the framing pulses (FS_X , FS_R). Frame pulses become time-slot strobes. Devices tied to the same D_X bus must get different FS_X pulses; all devices tied to the same D_R bus will, in general, receive different FS_R pulses, although that is not a device requirement. Again the D_X and D_R busses may be the same bus in synchronous systems, and there are no restrictions on the relationship between the transmit and receive time-slots of a given Codec. The direct mode is a special case of the microcomputer mode in that the device always operates in the first time-slot and

hence transmits and receives its data in the eight clock periods which begin with the first clock (CLK_X or CLK_R) rising edge following the rising edge of the framing pulse (FS_X or FS_R). That is, bit 1 of each time-slot is delayed one clock cycle from the leading edge of the respective framing pulse.

The essential difference between the direct mode and microcomputer mode is that in the direct mode, the control words always consist either of all 1's (for assigning power-down) or all 0's (for powering up the device and assigning the first time-slot). Hence there are fewer timing constraints on D_C and CLK_C . In particular, it is possible to define a continuous clock which can be tied to CLK_C and

which makes the device behave as if the D_C lead is an active low chip select. Whenever selected, the device assumes the first time-slot in both the transmit and receive directions. The characteristics of the continuous clock used for CLK_C are:

- The clock must contain at least 8 pulses per frame.
- The transitions must occur only during the 8th bit of any transmit time-slot. CLK_C transitions may not occur during the first through seventh bits of any transmit time-slot. This requirement is unique to the case when

the direct mode is implemented with a continuous clock on CLK_C . Commonly, the external timing circuitry which is used to generate the time-slot strobes for the direct mode control, will contain a clock which marks the 8th bit of each transmit time-slot (for example, a signaling bit marker).

- The microcomputer mode requirement that successive time-slot assignments be separated by two frames does not apply when a continuous clock with these characteristics is used for CLK_C .

General Control Requirements

All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be de-activated by removal of its associated frame or bit clock while the other channel of the same device remains active. A single channel can be removed from service in the microcomputer mode by assigning an excess time-slot to that channel.

Since the time-slot counters contain 6-bits they can count to 64 time-slots. Therefore, a channel assigned an excess


time-slot (e.g. time-slot 48 in a 32 channel system) will remain idle.

A single channel cannot be deactivated in the direct control mode except by physical disconnection of the data lead (D_X or D_R) from the system data bus. A device (both transmit and receive channels) may be de-activated in either control mode by powering down the device. Both channels are always powered down together.

Encoding

The VF signal to be encoded is input on the VF_X lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the $CAP1_X$ and $CAP2_X$ leads. The sampling and conversion is synchronized with the transmit time-slot (worst case

conversion time is 20 time-slots). The PCM word is then output on the D_X lead at the proper time-slot occurrence of the following frame. The A/D converter saturates at approximately ± 2.2 volts rms (± 3.1 volts peak).



Decoding

The PCM word is fetched by the D_R lead from the PCM highway at the proper time-slot occurrence. The decoded value is held on the external capacitor connected to the $CAP1_R$ and $CAP2_R$ leads.

The buffered non-return to zero output signal on the VF_R lead is equal to the stored voltage on CAP_R . The output signal on lead VF_R has a dynamic range of approximately ± 2.2 volts rms (± 3.1 volts peak).


Signaling

The duration of the FS_X and FS_R pulses defines whether a frame is an information frame or a signaling frame:

- A frame synchronization pulse which is a full clock period in duration (CLK_X period for FS_X , CLK_R period for FS_R) designates a non-signaling frame.


- A frame synchronization pulse which is two full clock periods in duration (two CLK_X periods for FS_X , two CLK_R periods for FS_R) designates a signaling frame.

On the encoding side, when the FS_X pulse is widened, the 8th bit of the PCM word will be replaced by the value on the SIG_X input at the time when the 8th bit is output on the D_X lead.



On the decoding side, when the FS_R pulse is widened, the 8th bit of the PCM word is detected and transmitted on the SIG_R lead. That output is latched until the next receiving signaling frame.

The remaining 7-bits are decoded according to the value given in the CCITT G733 recommendation. The SIG_R lead is reset to a TTL low level whenever the Codec is in the power-down state.



D3 Framing

The number of clock pulses (CLK_X , CLK_R) delivered to the Codec per frame must be a multiple of 8. In the case of the D3 framing format (193 bits/frame), one clock pulse per frame must be suppressed (blanked) from the 1.544 Mb/s bit clocks CLK_X and CLK_R . It is generally easiest to blank the framing (193rd) bit in both cases. This pulse suppression may be performed once at the system level,

with the same bit clock distributed to all Codec's, whether the microcomputer control mode or the direct control mode is employed.

The framing pulse widths are always defined relative to Codec bit clock transitions; whenever a pulse is blanked in a Codec bit clock, any framing pulse which spans that blanked bit clock interval must be extended beyond the next bit clock transition.

Standby Mode — Power Down

To minimize power consumption and dissipation in large systems, a standby mode is provided by loading a control word (D_C) with a "1" in bits 1 and 2 locations. Most of the Codec functions thereby become disabled, with the

exception of the interface to the D_C and CLK_C leads, to allow the Codec to be reactivated.

The power consumption in the standby mode is typically 110mW.

Power-On Clear

Whether the device is used in the direct or microcomputer mode, an internal reset (power-on clear) is generated whenever either of the two positive device power supplies

(V_{DD} or V_{CC}) are removed or applied. The Codec thus assumes the power-down state upon application of the positive power supplies and must be initialized in the normal way for operation.


Precision Voltage Reference for the D/A Converter

The voltage reference is generated on the chip and is calibrated during the manufacturing process. The technique uses the difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature stable and bias stable reference voltage.

A gain setting op amp, programmed during manufacturing, "trims" the reference voltage source to the final precision voltage reference value provided to the D/A converter. The precision voltage reference determines the initial gain and dynamic range characteristics described in the A.C. Transmission Specification Section.

APPLICATIONS

Circuit Interface



Holding Capacitors

For an 8KHz sampling system the transmit holding capacitor CAP_X should be 2000pF, 20%. The receive holding capacitor CAP_R should be 470pF, 20% for 32 time-slots and 8KHz sample rate or 560pF, 20% for 24 time-slots and 8KHz sample rate. An additional capacitor C_2 of 100pF, is required from the $CAP2_R$ lead to GRDA.

Auto Zero

The auto zero output (most significant bit or sign bit of the A/D conversion) integrated over a long time constant will compensate for the DC offset inside the Codec (voltage difference between the bottom of the DAC and GRDA). The above drawing shows a possible connection between the VF_X and Auto leads. The recommended values of the auto zero components are:

C_1 of 1µF, R_1 of 47kΩ, R_2 of 330Ω, and R_3 of 470kΩ.

Filters Interface


The filters may be interfaced as shown in the circuit interface diagram. Note that the output pulse stream is of the non-return to zero type.

D_X Buffering

For optimum idle channel noise performance it is recommended that the D_X output of each Codec be buffered from the system PCM bus with an external three-state or open collector buffer. Each buffer can be enabled with the appropriate Codec generated \overline{TS}_X signal. The \overline{TS}_X signal may be used to activate zero code suppression logic on the PCM bus.

TELECOM

Grounding and Decoupling Recommendations



Grounding

Analog grounding is connected to the GRDA lead. The GRDA and GRDD leads are not connected inside the 2910. An external connection is thus necessary outside the Codec to tie all the analog ground lines to the common return of the system GRDD.

To minimize the injection of digital logic noise into the analog signal path the GRDA and GRDD external connection should be made as close as practical to the system supply ground.

Decoupling

A 0.1µF bypassing capacitor from each power supply to digital ground is generally recommended at each device. This decoupling may be reduced based on actual board design and performance.

Sufficient board level decoupling must be provided to guarantee that power supply transients (including turn on and off) do not exceed the absolute maximum ratings of the device. A minimum of 1µF is recommended once per board for each power supply. A pair of small switching diodes (in opposite directions) between analog and digital ground on a once-per-board basis is recommended to maintain the two ground levels near the same value during board insertion and removal.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
with Respect to V_{BB}	-0.3 to +20V
V_{CC} , V_{DD} and V_{SS} with	
Respect to V_{BB}	-0.3 to +20V
Power Dissipation	1.35W

**COMMENT:* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

DIGITAL INTERFACE

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I_{IL}	Low Level Input Current			10	μA	$V_{IN} < V_{IL}$
I_{IH}	High Level Input Current			10	μA	$V_{IN} > V_{IH}$
V_{IL}	Input Low Voltage			+0.6	V	
V_{IH}	Input High Voltage	+2.2			V	
V_{OL}	Output Low Voltage			0.4	V	D_x , $I_{OL}=3.2\text{mA}$
						SIG_R , $I_{OL}=0.5\text{mA}$
						$\overline{T}S_x$, $I_{OL}=1.6\text{mA}$, open drain
						PDN , $I_{OL}=0.5\text{mA}$, open drain
V_{OH}	Output High Voltage	2.4			V	D_x , $I_{OH}=30\text{mA}$
						SIG_R , $I_{OH}=0.6\text{mA}$

ANALOG INTERFACE

A_{IZ}	Input Impedance when Sampling, V_{F_x}	125	300	500	Ω	In Series with CAP_x to $GRDA$, $-3.1\text{V} < V_{IN} < 3.1\text{V}$
A_{OZ}	Output Impedance, V_{FR}	100	180	300	Ω	$-3.1\text{V} < V_{OUT} < 3.1\text{V}$
V_{OL}	Output Low Voltage, Auto		V_{BB}	V_{BB}	V	400k Ω to $GRDA$
V_{OH}	Output High Voltage, Auto	V_{CC}	V_{CC}		V	
R_1	Auto Zero Component	42	47	52	k Ω	47k Ω Recommended ^[2]
R_2	Auto Zero Component	290	330	360	Ω	330 Ω Recommended ^[2]
R_3	Auto Zero Component	420	470	520	k Ω	470k Ω Recommended ^[2]
C_1	Auto Zero Component	1.0			μF	
CAP_x	Holding Capacitor, Transmit	1600	2000	2400	pF	8kHz Sampling, 2000pF Recommended ^[2]
CAP_R	Holding Capacitor, Receive	390	470	560	pF	8kHz Sampling, 32 Time-Slots, 470pF Recommended ^[2]
		450	560	670	pF	8kHz Sampling, 24 Time-Slots, 560pF Recommended ^[2]
C_2	Bypass Capacitor	80		120	pF	100pF Recommended ^[2]

POWER DISSIPATION

I_{DDO}	Standby Current		6	9	mA	$V_{DD} = 12.6\text{V}$ $V_{CC} = 5.25\text{V}$ $V_{BB} = -4.75\text{V}$ Clock Frequency 2.048MHz
I_{CCO}	Standby Current		5	8	mA	
I_{BBO}	Standby Current		2	4	mA	
I_{DDI}	Operating Current		11	16	mA	
I_{CCI}	Operating Current		13	21	mA	
I_{BBI}	Operating Current		4	6	mA	

NOTES: 1. Typical Values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
2. See Applications Circuit Interface for component connections.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

TRANSMISSION (Any two 2910 Codec's, end-to-end)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
S/D	Signal/Total Distortion Ratio, C-message Weighted (See Figure 1)	Fig. 1	Fig. 1		dB	$V_{FX} = 1.02\text{KHz}$, Sinusoid
ΔG	Gain Tracking Error (See Figure 2)	-0.3		0.3	dB	$V_{FX} = 1.02\text{KHz}$ Sinusoid $-37\text{dBm}0 \leq V_{FX} < 0\text{dBm}0$
		-0.7		0.7	dB	$-50\text{dBm}0 \leq V_{FX} < -37\text{dBm}0$
		-2.1		2.1	dB	$-55\text{dBm}0 \leq V_{FX} < -50\text{dBm}0$
NIC1	Idle Channel Noise, C-message Weighted		8	14	dBrnc0	With Auto-Zero, No Signaling ^[2]
NIC2	Idle Channel Noise, C-message Weighted		10	16	dBrnc0	With Auto-Zero; with 6th and 12th Frame Signaling
HD	Harmonic Distortion (2nd or 3rd)		-48	-44	dB	$V_{FX} = 1.02\text{KHz}$, $0\text{dBm}0$; Measured at Decoder Output, V_{FR}

Notes:

1. Typical Values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
2. If all Auto-Zero components are removed and V_{FX} is direct coupled, the encoder tends to bias itself away from a decision level (hysteresis). The idle channel noise is then typically 2 dBrnc0, but will be dependent on the D.C. offset of the PCM transmit filter output provided to V_{FX} .




Figure 1. Signal/Total Distortion Ratio.




Figure 2. Gain Tracking Error (ΔG) vs. Signal Level Reference Level $0\text{dBm}0$.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Limits			Units	Comments
		Min.	Typ. ^[1]	Max.		
DmW	Digital Milliwatt Response	5.55	5.63	5.71	dBm	23°C, Nominal Supplies ^[2]
DmW _T	DmW ₀ Variation with Temperature		-0.005	-0.009	dB/°C	Relative to 23°C ^[2]
DmW _S	DmW ₀ Variation with Supplies			±0.7	dB	Supplies ±5% ^[2]
AOR	Output Dynamic Range, V _{FR}	2.14	2.16	2.18	V _{RMS}	23°C, Nominal Supplies
AORT	AOR Variation with Temperature			-0.22	mV _{RMS} /°C	Relative to 23°C
AORS	AOR Variation with Supplies			±18	mV _{RMS}	Supplies ±5%
GSL	Self Loop Gain	-0.24	-0.20	-0.16	dB	V _{FX} = -dBm0, 1.02KHz ^[3]
GEE	End-to-End Codec Gain	-0.4	-0.3	-0.2	dB	23°C, Nominal Supplies ^[4]
GEET	GEE Variation with Temperature		.0010	.0018	dB/°C	Relative to 23°C ^[4]
GEES	GEE Variation with Supplies		±0.7	±1.3	dB	Supplies ±5% ^[4]
GFR	Decoder Frequency Response Departure from Ideal (Sinx)/x, V _{FR}			±0.05	dB	300 Hz < f < 3800 Hz V _{FX} = 0dBm0 ^[5]

SUPPLY REJECTION AND CROSSTALK

PSRR ₁	V _{DD} Power Supply Rejection Ratio	50	60		dB	Encoder Alone ^[6]
PSRR ₂	V _{BB} Power Supply Rejection Ratio	50	60		dB	Encoder Alone ^[6]
PSRR ₃	V _{CC} Power Supply Rejection Ratio	50	80		dB	Encoder Alone ^[6]
PSRR ₄	V _{DD} Power Supply Rejection Ratio	40	50		dB	Digital Loop Back ^[7]
PSRR ₅	V _{BB} Power Supply Rejection Ratio	40	45		dB	Digital Loop Back ^[7]
PSRR ₆	V _{CC} Power Supply Rejection Ratio	50	80		dB	Digital Loop Back ^[7]
CT	Cross Talk Isolation	75	>80		dB	Note 8

NOTES:

- Typical Values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
- D_R of Device Under Test (D.U.T.) driven with repetitive digital word sequence specified in CCITT recommendation G.711. Measurement made at V_{FR} output.
- D.U.T. acts as both encoder and decoder (D_X=D_R) in a digital loop-back configuration. Specified gain is in addition to normal (Sinx)/x insertion loss.
- Any 2910 as encoder; any other 2910 as decoder; both D.U.T.'s with separate supplies and at independent temperatures. Specified gain is in addition to normal (Sinx)/x insertion loss.
- (Sinx)/x with $x = \frac{\text{Measurement Frequency (f)} \times \pi}{\text{Sampling Frequency}}$
- D.U.T. Encoder; impose 200mV p-p, 1.02KHz on appropriate supply; measurement made at remote decoder output; encoder in idle channel conditions.
- D.U.T. acts as encoder and decoder; impose 200mV p-p, 1.02KHz on appropriate supply; measurement made at co-located decoder output; encoder in idle channel conditions.
- V_{FX} of D.U.T. encoder = 1.02KHz, 0dBm0. Co-located D.U.T. decoder under quiet channel conditions; measurement made at co-located decoder output.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

TIMING SPECIFICATION**CLOCK SECTION**

Symbol	Parameter	Limits		Units	Comments
		Min.	Max.		
tCY	Clock Period	485		ns	CLK _X , CLK _R (2.048MHz systems), CLK _C
t _r , t _f	Clock Rise and Fall Time	5	30	ns	CLK _X , CLK _R , CLK _C
tCLK	Clock Pulse Width	215		ns	CLK _X , CLK _R , CLK _C
tDC	Clock Duty Cycle (tCLK ÷ tCY)	45	55	%	CLK _X , CLK _R

TRANSMIT SECTION

tVFX	Analog Input Conversion	20		Time Slot	From Leading Edge of Transmit Time Slot ⁽¹⁾
tDZX	Data Enabled on TS Entry	50	180	ns	$0 < C_{LOAD} < 100\text{pF}$
tDHX	Data Hold Time	80	230	ns	$0 < C_{LOAD} > 100\text{pF}$
tHZX	Data Float on TS Exit	75	205	ns	$C_{LOAD} = 0$
tSON	Time Slot X to Enable	30	220	ns	$0 < C_{LOAD} < 100\text{pF}$
tSOFF	Time Slot X to Disable	70	185	ns	$C_{LOAD} = 0$
tSS	Signal Setup Time	0		ns	Relative to Bit-7 Falling Edge
tSH	Signal Hold Time	100		ns	Relative to Bit-8 Falling Edge
tFSD	Frame Sync Delay	15	100	ns	FS _X

RECEIVE AND CONTROL SECTIONS


tVFR	Analog Output Update	6	6	Time Slot	From the Leading Edge of the Channel Time Slot
tDSR	Receive Data Setup	20		ns	
tDHR	Receive Data Hold	50		ns	
tSIGR	SIG _R Update		300	ns	From the Trailing Edge of the Channel Time Slot
tFSD	Frame Sync Delay	15	100	ns	
tDSC	Control Data Setup	100		ns	
tDHC	Control Data Hold	100		ns	

NOTE:

- The 20 time slot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. If the transmit channel only is operated the A/D conversion can be completed in a minimum of 11 time slots. Refer to the Codec Control General Requirement section for instructions on setting a channel in an idle condition.


TIMING WAVEFORMS^[1]

TRANSMIT TIMING




TELECOM

RECEIVE TIMING



CONTROL TIMING



Notes: 1. All timing parameters referenced to 2.0V, except t_{HZX} and t_{SOFF} which reference a high impedance state.

2911 PCM CODEC — A LAW

8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G732 Compatible. Even Order Bits Inversion Included
- Microcomputer Interface with On-Chip Time-Slot Computation
- 66dB Dynamic Range, with Resolution Equivalent to 11-Bit Linear Conversion Around Zero
- ±5% Power Supplies: +12V, +5V, -5V
- Precision On-Chip Voltage Reference
- Low Power Consumption: 230mW Typ. Standby Power: 110mW Typ.
- All Digital Inputs and Outputs TTL Compatible
- Fabricated with Reliable N-Channel MOS Process

The Intel® 2911 is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link.

The primary applications are in telephone systems:


- Transmission — 30/32 Channel Systems at 2.048 Mbps
- Switching — Digital PBX's and Central Office Switching Systems
- Concentration — Subscriber Carrier/Concentrators

The wide dynamic range of the 2911 (66 dB) and the minimal conversion time (80 μsec minimum) make it an ideal product for other applications, like:


- Data Acquisition
- Telemetry
- Secure Communications Systems
- Signal Processing Systems

TELECOM

PIN CONFIGURATION



BLOCK DIAGRAM



PRELIMINARY
 Notice: This is a preliminary drawing. Some parameters are not guaranteed. Same

PIN DESCRIPTION

Pin No.	Symbol	Function	Description
1	CAP1x	Hold	Connections for the transmit holding capacitor. Refer to Applications Section.
2	CAP2x		
3	VFx	Input	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FSx, and the sample value is held in the external capacitor connected to the CAP1x and CAP2x leads until the encoding process is completed.
4	AUTO	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive value). Refer to the Codec Applications Section.
5	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6	VDD	Power	+12V, $\pm 5\%$, referenced to GRDD or GRDA, depending upon system grounding considerations.
7	DR	Input	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8-bits) through this lead at the proper time defined by FSR, CLKR, DC, and CLKc.
8	PDN	Output	Active high when the Codec is in the power down mode. TTL interface. Open drain output.
9	VFR	Output	Analog output. The voltage present on VFR is the decoded value of the PCM word received on lead DR. This value is held constant between two conversions.

Pin No.	Symbol	Function	Description
10	CAP1R	Hold	Connections for the receive holding capacitor. Refer to the Applications Section.
11	CAP2R		
12	GRDD	Ground	Ground return common to the DC power supplies; VBB, VCC, and VDD.
13	Dx	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FSx, CLKx, Dc, and CLKc. TTL three-state output.
14	\overline{TSx}	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the Dx lead. (Time-slot information used for diagnostic purposes and also to gate the data on the Dx lead.) TTL interface, open drain output.
15	VCC	Power	+5V, $\pm 5\%$, referenced to GRDD.
16	CLKR	Input	Master receive clock defining the bit rate on the receive PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL compatible.
17	FSR	Input	Frame synchronization pulse for the receive PCM highway. Resets the on-chip time-slot counter for the receive side. Maximum repetition rate 12 kHz. TTL interface.
18	CLKx	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.

PRELIMINARY

Notice: This is not a final product. Parametric values are subject to change. Some

Pin No.	Symbol	Function	Description
19	FS _x	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip time-slot counter for the transmit side. Maximum repetition rate 12 kHz. TTL interface.
20	V _{BB}	Power	-5V, ±5%, referenced to GRDD or GRDA, depend upon system grounding considerations.

Pin No.	Symbol	Function	Description
21	D _c	Input	Data input to program the Codec for the chosen mode of operation. TTL interface.
22	CLK _c	Input	Clock input to clock in the data on the D _c lead in order to define the mode of operation of the Codec. TTL interface.


FUNCTIONAL DESCRIPTION

The 2911 PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. The Codec is intended to be used on line and trunk terminations.

In a typical telephone system the Codec is located between the PCM highways and the channel filters.

The Codec encodes the incoming analog signal at the frame rate (FS_x) into an 8-bit PCM word which is sent out on the D_x lead at the proper time. Similarly, on the receive link, the Codec fetches an 8-bit PCM word from the receive highway (D_R lead) and decodes an analog value which will remain constant on lead V_{FR} until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.

Circuitry is provided within the Codec to internally define the transmit and receive time-slots in order to minimize the common equipment. This feature can be bypassed




and discrete time-slots sent to each Codec within a system.

In the power-down mode, most functions of the Codec are disabled to reduce power dissipation to a minimum.

CODEC OPERATION

Codec Control

The operation of the 2911 is defined by serially loading an 8-bit word through the D_c lead (data) and the CLK_c lead (clock). The loading is asynchronous with the other operations of the Codec, and takes place whenever transitions occur on the CLK_c lead. The D_c input is loaded in during the trailing edge of the CLK_c input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10) or whether the Codec should go into the standby, power-down mode (11). In the latter case (11), the following 6 bits are irrelevant.

The last 6 bits of the control word define the time-slot assignment, from 000000 (time-slot 1) to 111111 (time-slot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

Bit 1	Bit 2	Mode
0	0	X & R
0	1	X
1	0	R
1	1	Standby

Bit 3 8	Time Slot
0 0 0 0 0 0	1
0 0 0 0 0 1	2
.	.
.	.
.	.
.	.
1 1 1 1 1 1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of time-slots for switching applications.

TELECOM

Microcomputer Control Mode

In the microcomputer mode, each Codec performs its own time-slot computation independently for the transmit and receive channels by counting clock pulses (CLK_X and CLK_R). All Codecs tied to the same data bus receive identical framing pulses (FS_X and FS_R). The framing pulses reset the on-chip time-slot counters every frame; hence the time-slot counters of all devices are synchronized. Each Codec is programmed via CLK_C and D_C for the desired transmit and receive time-slots according to the description in the Codec Control Section. All Codecs tied to the same D_R bus will, in general, have different receive time-slots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codecs may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous ($CLK_X = CLK_R$). There are no other restrictions on time-slot assignments; a device may have the same transmit and receive timeslot even if a single bus is used.

There are several requirements for using the CLK_C - D_C interface in the microcomputer mode.


1. A complete time-slot assignment, consisting of eight negative transitions of CLK_C , must be made in less than one frame period. The assignment can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of 125 μ sec (for an 8KHz frame rate). CLK_C must be left at a TTL low level when not assigning a time-slot.
2. A dead period of two frames must always be observed between successive time-slot assignments. The two frame delay is measured from the rising edge of the first

CLK_C transition of the previous time-slot assigned.


3. When the device is in the power-down state, an initialization time-slot assignment is required prior to the assignment of the desired time-slots. That is, the first assignment brings the device out of power-down but does not register the time-slot information in the lower six bits of the control word. Once the initialization time-slot assignment has been completed, the desired time-slots may be assigned according to the descriptions above. The two frame delay between the initialization and the time-slot assignment must be observed.

Example of Microcomputer Control Mode:

The two words 01000001 and 1000010 have been loaded into the Codec. The transmit side is now programmed for time-slot 2 and the receive side for time-slot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the time-slot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during time-slot 3.



In this example the Codec interface to the PCM highway then functions as shown below (FS_X and FS_R may be asynchronous).



Direct Control Mode

In the Direct Mode, unlike the microcomputer mode, the Codec time-slots bear a fixed phase relationship to the framing pulses (FS_X , FS_R). Frame pulses become time-slot strobes. Devices tied to the same D_X bus must get different FS_X pulses; all devices tied to the same D_R bus will, in general, receive different FS_R pulses, although that is not a device requirement. Again the D_X and D_R busses may be the same bus in synchronous systems, and there are no restrictions on the relationship between the transmit and receive time-slots of a given Codec. The direct mode is a special case of the microcomputer mode in that the device always operates in the first time-slot and

hence transmits and receives its data in the eight clock periods which begin with the first clock (CLK_X or CLK_R) rising edge following the rising edge of the framing pulse (FS_X or FS_R). That is, bit 1 of each time-slot is delayed one clock cycle from the leading edge of the respective framing pulse.

The essential difference between the direct mode and microcomputer mode is that in the direct mode, the control words always consist either of all 1's (for assigning power-down) or all 0's (for powering up the device and assigning the first time-slot). Hence there are fewer timing constraints on D_C and CLK_C . In particular, it is possible to define a continuous clock which can be tied to CLK_C and

which makes the device behave as if the D_C lead is an active low chip select. Whenever selected, the device assumes the first time-slot in both the transmit and receive directions. The characteristics of the continuous clock used for CLK_C are:

- The clock must contain at least 8 pulses per frame.
- The transitions must occur only during the 8th bit of any transmit time-slot. CLK_C transitions may not occur during the first through seventh bits of any transmit time-slot. This requirement is unique to the case when

the direct mode is implemented with a continuous clock on CLK_C . Commonly, the external timing circuitry which is used to generate the time-slot strobes for the direct mode control, will contain a clock which marks the 8th bit of each transmit time-slot (for example, a signaling bit marker).

- The microcomputer mode requirement that successive time-slot assignments be separated by two frames does not apply when a continuous clock with these characteristics is used for CLK_C .

General Control Requirements

All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be de-activated by removal of its associated frame or bit clock while the other channel of the same device remains active. A single channel can be removed from service in the microcomputer mode by assigning an excess time-slot to that channel.

Since the time-slot counters contain 6-bits they can count to 64 time-slots. Therefore, a channel assigned an excess


time-slot (e.g. time-slot 48 in a 32 channel system) will remain idle.

A single channel cannot be deactivated in the direct control mode except by physical disconnection of the data lead (D_X or D_R) from the system data bus. A device (both transmit and receive channels) may be de-activated in either control mode by powering down the device. Both channels are always powered down together.

Encoding

The VF signal to be encoded is input on the VF_X lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the $CAP1_X$ and $CAP2_X$ leads. The sampling and conversion is synchronized with the transmit time-slot (worst case

conversion time is 20 time-slots). The PCM word is then output on the D_X lead at the proper time-slot occurrence of the following frame. The A/D converter saturates at approximately ± 2.2 volts rms (± 3.1 volts peak).



Decoding

The PCM word is fetched by the D_R lead from the PCM highway at the proper time-slot occurrence. The decoded value is held on the external capacitor connected to the $CAP1_R$ and $CAP2_R$ leads.

The buffered non-return to zero output signal on the VF_R lead is equal to the stored voltage on CAP_R . The output signal on lead VF_R has a dynamic range of ± 2.2 volts rms (± 3.1 volts peak).

Standby Mode — Power Down


To minimize power consumption and dissipation in large systems, a standby mode is provided by loading a control word (D_C) with a "1" in bits 1 and 2 locations. Most of the Codec functions thereby become disabled, with the

exception of the interface to the D_C and CLK_C leads, to allow the Codec to be reactivated.

The power consumption in the standby mode is typically 110mW.

APPLICATIONS

Circuit Interface



Holding Capacitors

For an 8KHz sampling system the transmit holding capacitor CAP_X should be 2000pF, 20%. The receive holding capacitor CAP_R should be 470pF, 20% for 32 time-slots and 8KHz sample rate or 560pF, 20% for 24 time-slots and 8KHz sample rate. An additional capacitor C_2 of 100pF, is required from the CAP_{2R} lead to GRDA.

Auto Zero

The auto zero output (most significant bit or sign bit of the A/D conversion) integrated over a long time constant will compensate for the DC offset inside the Codec w/offset difference between the bottom of the DAC and GRDA. The above drawing shows a possible connection between the V_{FX} and Auto leads. The recommended values of the auto zero components are:

C_1 of $1\mu F$, R_1 of $47k\Omega$, R_2 of 330Ω , and R_3 of $470k\Omega$.


Filters Interface

The filters may be interfaced as shown in the circuit interface diagram. Note that the output pulse stream is of the non-return to zero type.

D_X Buffering

For optimum idle channel noise performance it is recommended that the D_X output of each Codec be buffered from the system PCM bus with an external three-state or open collector buffer. Each buffer can be enabled with the appropriate Codec generated \overline{TS}_X signal.

Grounding and Decoupling Recommendations



Grounding

Analog grounding is connected to the GRDA lead. The GRDA and GRDD leads are not connected inside the 2911. An external connection is thus necessary outside the Codec to tie all the analog ground lines to the common return of the system GRDD.

To minimize the injection of digital logic noise into the analog signal path the GRDA and GRDD external connection should be made as close as practical to the system supply ground.

Decoupling

A $0.1\mu F$ bypassing capacitor from each power supply to digital ground is generally recommended at each device. This decoupling may be reduced based on actual board design and performance.

Sufficient board level decoupling must be provided to guarantee that power supply transients (including turn on and off) do not exceed the absolute maximum ratings of the device. A minimum of $1\mu F$ is recommended once per board for each power supply. A pair of small switching diodes (in opposite directions) between analog and digital ground on a once-per-board basis is recommended to maintain the two ground levels near the same value during board insertion and removal.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to V _{BB}	-0.3 to +20V
V _{CC} , V _{DD} and V _{SS} with Respect to V _{BB}	-0.3 to +20V
Power Dissipation	1.35W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS T_A = 0°C to +70°C, V_{DD} = +12V ± 5%, V_{CC} = 5V ± 5%, V_{BB} = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified.

DIGITAL INTERFACE

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I _{IL}	Low Level Input Current			10	μA	V _{IN} < V _{IL}
I _{IH}	High Level Input Current			10	μA	V _{IN} > V _{IH}
V _{IL}	Input Low Voltage			+0.6	V	
V _{IH}	Input High Voltage	+2.2			V	
V _{OL}	Output Low Voltage			0.4	V	Dx, I _{OL} =3.2mA
					V	T _{Sx} , I _{OL} =1.6mA, open drain
					V	PDN, I _{OL} =0.5mA, open drain
V _{OH}	Output High Voltage	2.4			V	Dx, I _{OH} =30mA

ANALOG INTERFACE

A _{Iz}	Input Impedance when Sampling, V _{Fx}	125	300	500	Ω	In Series with CAP _x to GRDA, -3.1V < V _{IN} < 3.1V
A _{Oz}	Output Impedance, V _{FR}	100	180	300	Ω	-3.1V < V _{OUT} < 3.1V
V _{OL}	Output Low Voltage, Auto		V _{BB}		V	400kΩ to GRDA
V _{OH}	Output High Voltage, Auto		V _{CC}		V	
R ₁	Auto Zero Component	42	47	52	kΩ	47kΩ Recommended ^[2]
R ₂	Auto Zero Component	290	330	616	Ω	330Ω Recommended ^[2]
R ₃	Auto Zero Component	420	470	520	kΩ	470kΩ Recommended ^[2]
C ₁	Auto Zero Component	1.0			μF	
CAP _x	Holding Capacitor, Transmit	1600	2000	2400	pF	8kHz Sampling, 2000pF Recommended ^[2]
CAP _R	Holding Capacitor, Receive	390	470	560	pF	8kHz Sampling, 32 Time-Slots, 470pF Recommended ^[2]
		450	560	670	pF	8kHz Sampling, 24 Time-Slots, 560pF Recommended ^[2]
C ₂	Bypass Capacitor	80	100	120	pF	100pF Recommended ^[2]

POWER DISSIPATION

I _{DDO}	Standby Current		6	9	mA	V _{DD} = 12.6V V _{CC} = 5.25V V _{BB} = -4.75V Clock Frequency 2.048MHz
I _{CCO}	Standby Current		5	8	mA	
I _{BBO}	Standby Current		2	4	mA	
I _{DDI}	Operating Current		11	16	mA	
I _{CCI}	Operating Current		13	21	mA	
I _{BDI}	Operating Current		4	6	mA	

NOTES: 1. Typical Values are for T_A = 25°C and nominal power supply values.
2. See Applications Circuit Interface for component connections.

PRELIMINARY
Notice: This is not a final product.
parametric limits are subject to change without notice.

PRELIMINARY

Notice: This is not a final specification. Some parameters and limits are subject to change.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = +4.5\text{V} \pm 5\%$
 $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

TRANSMISSION, GAIN AND DYNAMIC RANGE

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
S/D	Signal to Total Distortion Ratio. See Figure 2. CCITT G.712 Method 2 (Sinusoidal method).	35			dB	Signal Level 0dBm0 to -30dBm0
		29			dB	Signal Level -40dBm0
		24			dB	Signal Level -45dBm0
ΔG	Gain Tracking Deviation from Gain at 0dBm0. See Figure 1. CCITT G.712 Method 2 (Sinusoidal method).			± 0.3	dB	Signal Level +3dBm0 to -40dBm0
				± 0.7	dB	Signal Level -40dBm0 to -50dBm0
				± 2.1	dB	Signal Level -50dBm0 to -55dBm0
Nic	Idle Channel Noise			-73	dBmOp	With Auto Zero ^[2]
AOR	Output Dynamic Range, V_{FR}	2.14	2.16	2.18	V_{RMS}	23°C, Nominal Supplies
AORT	AOR Variation with Temperature			-0.22	$\text{mV}_{RMS}/^\circ\text{C}$	Relative to 23°C
AORS	AOR Variation with Supplies			± 18	mV_{RMS}	Supplies $\pm 5\%$
GSL	Self Loop Gain	-0.24	-0.20	-0.16	dB	$V_{FX} = -\text{dBm0}$, 1.02KHz ^[3]
GEE	End-to-End Codec Gain	-0.4	-0.3	-0.2	dB	23°C, Nominal Supplies ^[4]
GEET	GEE Variation with Temperature		0.0010	0.0018	$\text{dB}/^\circ\text{C}$	Relative to 23°C ^[4]
GEES	GEE Variation with Supplies		± 0.07	± 0.13	dB	Supplies $\pm 5\%$ ^[4]
GFR	Decoder Frequency Response Departure from Ideal $(\text{Sin}x)/x$, V_{FR}			± 0.05	dB	300 Hz $< f < 3800$ Hz $V_{FX} = 0\text{dBm0}$ ^[5]
CT	Cross Talk Isolation	75	> 80		dB	[6]

NOTES:

- Typical Values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
- If all Auto-Zero components are removed and V_{FX} is direct coupled, the encoder tends to bias itself away from a decision level (hysteresis). The idle channel noise is then typically -85dBmOp, but will be dependent on the D.C. offset of the PCM transmit filter output provided to V_{FX} .
- D.U.T. acts as both encoder and decoder ($D_X = D_R$) in a digital loop-back configuration. Specified gain is in addition to normal $(\text{Sin}x)/x$ insertion loss.
- Any 2911 as encoder; any other 2911 as decoder; both D.U.T.'s with separate supplies and at independent temperatures. Specified gain is in addition to normal $(\text{Sin}x)/x$ insertion loss.
- $(\text{Sin}x)/x$ with $x = \frac{\text{Measurement Frequency } (f) \times \pi}{\text{Sampling Frequency}}$
- V_{FX} of D.U.T. encoder = 1.02KHz, 0dBm0. Co-located D.U.T. decoder under quiet channel conditions; measurement made at co-located decoder output.




Figure 1. Gain Variation (ΔG) vs. Signal Level Reference Level 0dBm0




Figure 2. -Signal/Total Distortion Ratio

TELECOM

PRELIMINARY
 Notice: This is not a final specification. Some parameters and limits are subject to change.


A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = +5\text{V} \pm 5\%$, $\text{GRDA} = 0\text{V}$, $\text{GRDD} = 0\text{V}$, unless otherwise specified.

TIMING SPECIFICATIONS AND WAVEFORMS [1]

CLOCK AND TRANSMIT SECTION

Symbol	Parameter	Limits		Units	Comments
		Min.	Max.		
t _{cy}	Clock Period	485		ns	CLK _X , CLK _R (2.048MHz systems), CLK _C
t _r , t _f	Clock Rise and Fall Time	5	30	ns	CLK _X , CLK _R , CLK _C
t _{CLK}	Clock Pulse Width	215		ns	CLK _X , CLK _R , CLK _C
t _{DC}	Clock Duty Cycle (t _{CLK} ÷ t _{cy})	45	55	%	CLK _X , CLK _R
t _{vFX}	Analog Input Conversion	20		Time Slot	From Leading Edge of Transmit Time Slot [2]
t _{DZX}	Data Enabled on TS Entry	50	180	ns	0 < C _{LOAD} < 100pF
t _{DHX}	Data Hold Time	80	230	ns	0 < C _{LOAD} > 100pF
t _{HZX}	Data Float on TS Exit	75	205	ns	C _{LOAD} = 0
t _{SON}	Time Slot X to Enable	30	220	ns	0 < C _{LOAD} < 100pF
t _{SOFF}	Time Slot X to Disable	70	185	ns	C _{LOAD} = 0
t _{SS}	Signal Setup Time	0		ns	Relative to Bit-7 Falling Edge
t _{SH}	Signal Hold Time	100		ns	Relative to Bit-8 Falling Edge
t _{FSD}	Frame Sync Delay	15	100	ns	FS _X

TELECOM



- Notes:
1. All timing parameters referenced to 2.0V, except t_{HZX} and t_{SOFF} which reference a high impedance state.
 2. The 20 time slot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. If the transmit channel only is operated the A/D conversion can be completed in a minimum of 11 time slots. Refer to the Codec Control General Requirement section for instructions on setting a channel in an idle condition.

PRELIMINARY
 Notice: This is not a final specification. Some parameters and limits are subject to change.




A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$,
 $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

TIMING SPECIFICATIONS AND WAVEFORMS^[1]

RECEIVE AND CONTROL SECTIONS

tvFR	Analog Output Update		8	Time Slot	From the Leading Edge of the Channel Time Slot
tDSR	Receive Data Setup	40		ns	
tDHR	Receive Data Hold	30		ns	
tSIGR	SIGR Update		300	ns	From the Trailing Edge of the Channel Time Slot
tFSD	Frame Sync Delay	15	100	ns	
tDSC	Control Data Setup	100		ns	
tDHC	Control Data Hold	100		ns	

TELECOM



Notes:

1. All timing parameters referenced to 2.0V, except t_{HZX} and t_{SOFF} which reference a high impedance state.

2912 PCM LINE FILTERS

- **Monolithic Device Includes Both Transmit and Receive Filters**
- **CCITT G712 Compatible**
AT&T® D3/D4 Compatible
- **50Hz/60Hz Rejection Included in the Transmit Filter**
- **Gain Adjustment in Both Directions**
- **Direct Interface with Transformer or Electronic Telephone Hybrids**
- **Direct Interface to the Intel® 2910/2911 PCM Coders Including Stand-By, Power Down Mode**
- **±5% Power Supplies: +5V, -5V**
- **Low Power Consumption:**
210mW Typical without Power Amplifiers
280mW Typical with Power Amplifiers
55mW Typical on Stand-By
- **Fabricated with Reliable N-Channel MOS Process**


The Intel® 2912 is a fully integrated monolithic device containing the two filters of a PCM line or trunk termination. The device is designed to meet the following objectives:

- To meet the digital Class 5 central office switching systems stringent specification
- To minimize power dissipation
- To maximize reliability
- To provide a low cost alternative to hybrid filters

The 2912 is directly compatible with the Intel® 2910 (μ Law) and the Intel® 2911 (A Law) PCM Coders. The primary application for the 2912 is in telephone systems, for transmission, switching or remote concentration.




PIN CONFIGURATION



PIN NAMES

VFxI ⁺ , VFxI ⁻	ANALOG INPUTS	CLK	CLOCK INPUT
GSx	GAIN CONTROL	CLK0	CLOCK SELECTION
VFxO	ANALOG OUTPUT	PWDN	POWER DOWN
VFR I	ANALOG INPUT	Vcc	POWER (+5V)
VFR O	ANALOG OUTPUT	VBB	POWER (-5V)
PWRI	DRIVER INPUT	GRDD	DIGITAL GROUND
PWRO ⁺ , PWRO ⁻	DRIVER OUTPUT	GRDA	ANALOG GROUND

BLOCK DIAGRAM



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PIN DESCRIPTION

Pin No.	Symbol	Function	Description	Pin No.	Symbol	Function	Description
1	VFxI ⁺	Input	Analog input of the transmit filter. The VFxI ⁺ signal comes from the 2 to 4 wire hybrid in the case of a 2 wire line and goes through the 50/60Hz notch and the antialiasing filter before being sent to the Codec for encoding.	10	VFRI	Input	Analog input of the receive filter, interface to the Codec analog output for PCM applications. The receive filter provides the $\frac{\text{Sinx}}{x}$ correction needed for sample and hold type Codec outputs to give unity gain. The input voltage range is directly compatible with the Intel® 2910 and 2911 Codecs.
2	VFxI ⁻	Input	Inverting input of the gain adjustment operational amplifier on the transmit filter.	11	GRDD	Ground	Digital ground return for internal clock generator.
3	GSx	Output	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.	12	CLK ^[1]	Input	Clock input. Three clock frequencies can be used: 1.536MHz, 1.544MHz or 2.048MHz; pin 14, CLK0, has to be strapped accordingly. High impedance input, TTL voltage levels.
4	VFRO	Output	Analog output of the receive filter. This output provides a direct interface to electronic hybrids. For a transformer hybrid application, VFRO is tied to PRWI and a dual balanced output is provided on pins PWRO ⁺ and PWRO ⁻ .	13	PDWN	Input	Control input for the stand-by power down mode. An internal pull up to +5V is provided for interface to the Intel® 2910 and 2911 PDWN outputs. TTL voltage levels.
5	PWRI	Input	Input to the power driver amplifiers on the receive side for interface to transformer hybrids. High impedance input. When tied to V _{BB} , the power amplifiers are powered down.	14	CLK0 ^[1]	Input	Clock (pin 12, CLK) frequency selection. If tied to V _{BB} , CLK should be 1.536MHz. If tied to Ground, CLK should be 1.544 MHz. If tied to V _{CC} , CLK should be 2.048MHz.
6	PWRO ⁺	Output	Non-inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.	15	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
7	PWRO ⁻	Output	Inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.	16	VFxO	Output	Analog output of the transmit filter. The output voltage range is directly compatible with the Intel® 2910 and 2911 Codecs.
8	V _{BB}	Power	-5V ± 5% referenced to GRDA				
9	V _{CC}	Power	+5V ± 5% referenced to GRDA				

NOTE:

1. The three clock frequencies are directly compatible with the Intel® 2910 and 2911 Codecs. The following table should be observed in selecting the clock frequency.

Codec Clock	Clock Bits/Frame	2912 CLK, Pin 12	2912 CLK0, Pin 14
1.536 MHz	192	1.536 MHz	V _{BB} (-5V)
1.544 MHz	193	1.544 MHz	GRDD
2.048 MHz	256	2.048 MHz	V _{CC} (+5V)


PRELIMINARY
 Notice: This is not a final product. Some parametric limits may vary. Same

FUNCTIONAL DESCRIPTION

The 2912 provides the transmit and receive filters found on the termination of a PCM line or trunk. The transmit filter performs the anti-aliasing function needed for an 8KHz sampling system, and the 50/60Hz rejection. The receive filter has a low pass transfer characteristic and also provides the Sinx/x correction necessary to interface the Intel 2910 (μ Law) and 2911 (A Law) Codecs which have a non-return-to-zero output of the digital to analog conversion. Gain adjustment is provided in the receive and transmit directions.

A stand-by, power down mode is included in the 2912 and can be directly controlled by the 2910/2911 Codecs.

The 2912 can interface directly with a transformer hybrid (2 to 4 wire conversion) or with electronic hybrids; in the latter case the power dissipation is significantly reduced by powering down the output amplifier provided on the 2912.



TYPICAL LINE TERMINATION




FILTER OPERATION

Transmit Filter Input Stage

The input stage provides gain adjustment in the passband. The input operational amplifier has a common mode range of ± 2.2 volts, a DC offset of less than 25mV, a voltage gain greater than 2000 and a unity gain bandwidth of 2MHz. It can be connected to provide a gain of 20dB without degrading the noise performance of the filter. The

load impedance connected to the amplifier output must be greater than $10K\Omega$ in parallel with 20pF. The input signal on lead VFxI^+ can be either AC or DC coupled. The input Op Amp can also be used in the inverting mode or differential amplifier mode. The remaining portion of the transmit filter provides a gain of +3dB in the pass band.



TRANSMIT FILTER GAIN ADJUSTMENT


PRELIMINARY
 Notice: The information contained herein is preliminary and is subject to change without notice. Some parameters may vary from those shown.

Transmit Filter Transfer Characteristics

The transmit section of the filter provides a passband flatness and stopband attenuation which exceeds the ATT® D3 and D4 specification and is compatible with the CCITT G712 recommendation. The 2912 specification meets the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications are shown in the diagram below.

50Hz/60Hz Notch — Transmit Filter

The transmit filter has a notch section to reject 50Hz and 60Hz components of the input signal. A minimum attenuation of 26dB is provided at 60Hz. At 50Hz, the minimum attenuation is 20dB. The gain at 200Hz is between -1.25dB and -1.8dB . (All gain figures are relative to the gain at 1kHz).



TRANSMIT FILTER TRANSFER CHARACTERISTICS

TELECOM

Transmit Filter Output Stage


The voltage range of the output signal on the VF_xO lead is ± 3.2 volts. The DC offset is less than 200mV. It is recommended that the VF_xO output be capacitively coupled to the VF_x input of the Intel® 2910 and 2911 Codecs.

PRELIMINARY
 Notice: This is not a final specification. Some parameters may be subject to change.

Receive Filter Transfer Characteristics

The receive section of the filter provides a passband flatness and stopband rejection which exceeds the ATT® D3/D4 specification and is compatible with the CCITT G712 recommendation when used with a decoder which contains a sample/hold amplifier at its output. The filter contains the required compensation for the $\frac{\text{Sin}x}{x}$ response

of such decoders. The receive filter transfer characteristics and specifications, including the $\frac{\text{Sin}x}{x}$ response of the decoder, as shown in the diagram below.



- NOTES:
1. TYPICAL TRANSFER FUNCTION OF THE RECEIVE FILTER AS A SEPARATE COMPONENT.
 2. TYPICAL TRANSFER FUNCTION OF THE RECEIVE FILTER DRIVEN BY THE SAMPLE AND HOLD OUTPUT OF THE INTEL 2910 AND 2911 CODECS. THE COMBINED FILTER/CODEC RESPONSE MEETS THE STATED SPECIFICATIONS.

RECEIVE FILTER TRANSFER CHARACTERISTICS

TELECOM


Receive Filter Output

The VFRO lead is capable of driving high impedance electronic hybrids. The gain of the receive section from VFRI to VFRO is:

$$\frac{\pi \left(\frac{f}{8000} \right)}{\sin \pi \left(\frac{f}{8000} \right)}$$

which when multiplied by the output response of the Intel 2910 and 2911 Codecs results in a 0dB gain in the pass band. The filter gain can be adjusted downward by a resistor voltage divider connected as shown. The total resistive load R_T on VFRO should not be less than 10k Ω .

$$R_T = R_1 + \frac{R_2 Z}{R_2 + Z} > 10k\Omega$$




RECEIVE FILTER OUTPUT GAIN ADJUSTMENT

Receive Filter Output Driver Amplifier Stage

A balanced power amplifier is provided in order to drive low-impedance loads in a bridged configuration. The receive filter output VFRO is connected through gain setting resistors R_1 and R_2 to the amplifier input PWRI. The input voltage range on PWRI is ± 3.2 volts and the gain is 6dB for a bridged output. With a 20k Ω load connected between PWRO⁺ and PWRO⁻, the maximum voltage swing across the load is ± 6.4 volts. With a 600 Ω load connected between PWRO⁺ and PWRO⁻, the maximum voltage swing across the load is ± 5.0 volts. The series combination of R_S and the hybrid transformer must present a minimum A.C. load resistance of 600 Ω to the amplifier in the bridged configuration. A typical connection of the output driver amplifiers is shown below. These amplifiers can also be used with loads connected to ground.

The power amplifier should be deactivated when not utilized to save power. This is accomplished by tying the PWRI pin to V_{BB} .



R_1, R_2 GAIN SETTING RESISTORS
 R_S SERIES LOAD RESISTOR

TYPICAL CONNECTION OF OUTPUT DRIVER AMPLIFIER

Power Down Mode

Pin 13, PDWN, provides the power down control. When the signal on this lead is brought high, the 2912 goes into a standby, power down mode. Power dissipation is reduced to 55mW. In the stand-by mode, all outputs go into a high impedance state. This feature allows multiple 2912's to drive the same analog bus on a time-shared basis.


When power is restored, the settling time of the 2912 is typically 15ms.

The PDWN interface is directly compatible with the Intel 2910 and 2911 PDWN outputs. Only one command from the common control is then necessary to power down both the Codec and the Filters of the line or trunk interface.

APPLICATIONS

Circuit Interface (Example 1)

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.



TYPICAL LINE INTERFACE USING A 2910 CODEC AND 2912 FILTER AND TRANSFORMER-RESISTOR HYBRID.

Codec Interface

The 2912 PCM Filter is designed to directly interface to the 2910 and 2911 Codecs as shown above. The transmit path is completed by connecting the VFXO output of the 2912 to the coupling capacitor of the auto zero circuit associated with the 2910 and 2911 codecs. The receive path is completed by directly connecting the codec output VFR to the receive input of the 2912 VFR. The PWDN input of the 2912 should be connected to the PWDN output of the codec to allow the filter to be put in the power-down standby mode under control of the codec.

Clock Interface

To assure proper operation, the CLK input of the 2912 should be connected to the same clock provided to the receive bit clock, CLKR of 2910 or 2911 Codec as shown above. The CLK0 input of the 2912 should be set to the proper voltage depending on the standard clock frequency chosen for the codec and filter. See the clock selection table in the Pin Description section.

Transformer Interface (Example 1)

The diagram above shows a typical interface of the 2912 Filter to a transformer. This connection can provide +8dBm into a 600Ω line. The functions of the resistors in example 1 are as follows:

R1, R2 are gain setting resistors for the transmit filter input stage. Transmit gain equals $-R_2/R_1$. The transmit filter provides an additional 3.0dB of gain.

R3, R4 are attenuation setting resistors for the receive filter. Receive gain equals $R_3/(R_3+R_4)$.

R5 is a resistor which injects the balance network signal into the transmit path to perform the 2/4 wire conversion.


RL is a 600Ω load resistor through which the balanced driver amplifier stage drives the transformer winding.

Grounding and Decoupling Recommendations

Analog grounding is connected to the GRDA leads. The GRDA and GRDD leads are not connected inside the 2912. An external connection is thus necessary outside the Filter to tie all the analog ground lines to the common return of the system GRDD. To minimize the injection of digital logic noise into the analog signal path the GRDA and GRDD external connection should be made as close as practical to the system supply ground.

The GRDA of the 2912 Filter should be tied to the GRDA of the 2910 or 2911 Codec as shown above. Likewise, the GRDD pins of the Codec and Filter should be connected. Analog gain setting or 2/4 wire circuits associated with the filter should have a ground path to GRDA.

A $0.05\mu\text{F}$ bypassing capacitor from each power supply to analog ground GRDA is generally recommended at each 2912 device. This decoupling may be reduced based on actual board design and performance. Sufficient board level decoupling must be provided to guarantee that power supply transients (including turn on and turn off) do not exceed absolute maximum ratings of the device. A minimum of $1\mu\text{F}$ is recommended once per board for each power supply.



Transformer Interface (Example 2)


The diagram shows an alternative interface of the 2912 Filter to a transformer. This connection can provide $+5.75\text{dBm}$ into a 600Ω line. The functions of the resistors in example 2 are as follows:

$R_1 = R_2$. The matching maintains hybrid balance.

$R_3 = R_4$. The gain setting for the transmit filter input stage is performed by R_2 and R_4 . Transmit gain equals $-R_4/R_2$. The transmit filter provides an additional 3.0dB of gain.

$R_5 = R_7 = 2R_6$. Each power amplifier drives a load equal to R_5 .

R_8, R_9 are attenuation setting resistors for the receive filter. Receive gain equals $R_9/(R_8+R_9)$.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10° C to +80° C
Storage Temperature	-65° C to +150° C
Supply Voltage with Respect to V _{BB} ..	-0.3V to +14.0V
All Input and Output Voltages with Respect to V _{BB}	-0.3V to +14.0V
All Output Currents	±50mA
Power Dissipation	1 Watt

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0° C to +70° C, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified.

DIGITAL INTERFACE

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I _{LIC}	Input Load Current (except PDWN)			10	μA	V _{IN} = V _{IL} MIN to V _{IH} MAX
I _{LIO}	Input Load Current, CLK0			10	μA	V _{IN} = V _{BB} to V _{IH} MAX
I _{LIP}	Input Load Current, PDWN			-100	μA	V _{IN} = V _{IL} MIN to V _{IH} MAX
V _{IL}	Input Low Voltage (except CLK0)			0.8	V	
V _{IH}	Input High Voltage (except CLK0)				V	
V _{IL0}	Input Low Voltage, CLK0	V _{BB}		V _{BB} +0.5	V	
V _{IIO}	Input Intermediate Voltage, CLK0	GRDD-0.5		0.8	V	
V _{IHO}	Input High Voltage, CLK0	V _{CC} -0.5		V _{CC}	V	

POWER DISSIPATION

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. ^[1]	Max.		
I _{CC0}	V _{CC} Standby Current		6	9	mA	PDWN = V _{IH} MIN
I _{BB0}	V _{BB} Standby Current		5	8	mA	PDWN = V _{IH} MIN
I _{CC1}	V _{CC} Operating Current, Power Amplifiers Inactive		21	33	mA	PWRI = V _{BB}
I _{BB1}	V _{BB} Operating Current, Power Amplifiers Inactive		21	33	mA	PWRI = V _{BB}
I _{CC2}	V _{CC} Operating Current		28	44	mA	
I _{BB2}	V _{BB} operating Current		28	44	mA	

NOTE: 1. Typical values are for T_A = 25° C and nominal power supply values.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

PRELIMINARY
 Notice: This is a preliminary specification. Some parameters are subject to change.

ANALOG INTERFACE, TRANSMIT FILTER INPUT STAGE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
IBXI	Input Leakage Current, V_{FXI}^+ , V_{FXI}^-			100	nA	$-2.2\text{V} < V_{IN} < 2.2\text{V}$
RIXI	Input Resistance, V_{FXI}^+ , V_{FXI}^-	10			M Ω	
VOSXI	Input Offset Voltage, V_{FXI}^+ , V_{FXI}^-			25	mV	$-2.2\text{V} < V_{IN} < 2.2\text{V}$
PSRR ₁	Power Supply Rejection, GS _x	45			dB	
CMRR	Common Mode Rejection, V_{FXI}^+ , V_{FXI}^-	45			dB	$-2.2\text{V} < V_{IN} < 2.2\text{V}$
AVOL	DC Open Loop Voltage Gain, GS _x	2000				
fc	Open Loop Unity Gain Bandwidth, GS _x		2		MHz	
VOXI	Output Voltage Swing, GS _x			± 2.5	V	$R_L \geq 10\text{k}\Omega$
CLXI	Load Capacitance, GS _x			20	pF	
RLXI	Minimum Load Resistance, GS _x	10			k Ω	Minimum R_L

ANALOG INTERFACE, TRANSMIT FILTER

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
ROX	Output Resistance, V_{FXO}			400	Ω	
VOSX	Output DC Offset, V_{FXO}			200	mV	V_{FXI}^+ Connected to GRDA, Input Op Amp at Unity Gain
PSRR ₂	Power Supply Rejection of V_{CC} at 1kHz, V_{FXO}	30	35		dB	
PSRR ₃	Power Supply Rejection of V_{BB} at 1kHz, V_{FXO}	25	30		dB	
CLX	Load Capacitance, V_{FXO}			20	pF	
RLX	Minimum Load Resistance, V_{FXO}	10			k Ω	Minimum R_L
VOX	Output Voltage Swing, 1kHz, V_{FXO}			± 3.2	V	$R_L \geq 10\text{k}\Omega$ or with 2910 or 2911

ANALOG INTERFACE, RECEIVE FILTER

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
IBR	Input Leakage Current, V_{FRI}			1	μA	$-3.2\text{V} < V_{IN} < 3.2\text{V}$
RI _R	Input Resistance, V_{FRI}	1			M Ω	
RO _R	Output Resistance, V_{FRO}			100	Ω	
VOS _R	Output DC Offset, V_{FRO}			200	mV	V_{FRI} Connected to GRDA
PSRR ₄	Power Supply Rejection of V_{CC} at 1kHz, V_{FRO}	30	35		dB	
PSRR ₅	Power Supply Rejection of V_{BB} at 1kHz, V_{FRO}	25	30		dB	
CL _R	Load Capacitance, V_{FRO}			20	pF	
RL _R	Minimum Load Resistance, V_{FRO}	10			k Ω	Minimum R_L
VOR	Output Voltage Swing, V_{FRO}			± 3.2	V	$R_L = 10\text{k}\Omega$

NOTE:

1. Typical values for $T_A = 25^\circ\text{C}$ and nominal power supply values.

PRELIMINARY
 Notice: This is preliminary specification. Some parametric limits are subject to change.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
IBRA	Input Leakage Current, PWRI			3	μA	$-3.2\text{V} < V_{IN} < 3.2\text{V}$
RIRA	Input Resistance, PWRI	10			$\text{M}\Omega$	
RORA	Output Resistance, PWRO ⁺ , PWRO ⁻		1		Ω	$ \text{OUT} < 10\text{mA}$ $-3.0\text{V} < V_{OUT} < 3.0\text{V}$
VOSRA	Output DC Offset, PWRO ⁺ , PWRO ⁻			75	mV	PWRI Connected to GRDA
CLRA	Load Capacitance, PWRO ⁺ , PWRO ⁻			100	pF	
VORA1	Output Voltage Swing Across R_L , PWRO ⁺ , PWRO ⁻ Single Ended Connection			± 3.2	V	$R_L = 10\text{k}\Omega$
				± 2.9	V	$R_L = 600\Omega$
				± 2.5	V	$R_L = 300\text{k}\Omega$
VORA2	Output Voltage Swing, PWRO ⁺ , PWRO ⁻ Balanced Output Connection			± 6.4	V	$R_L = 20\text{k}\Omega$
				± 5.8	V	$R_L = 1200\Omega$
				± 5.0	V	$R_L = 600\Omega$

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

Clock Input Frequency: $\text{CLK} = 1.536\text{MHz} \pm 0.1\%$, $\text{CLK0} = V_{ILO}$ (Tied to V_{BB})

$\text{CLK} = 1.544\text{MHz} \pm 0.1\%$, $\text{CLK0} = V_{IIO}$ (Tied to GRDD)

$\text{CLK} = 2.048\text{MHz} \pm 0.1\%$, $\text{CLK0} = V_{IHO}$ (Tied to V_{CC})

TRANSMIT FILTER TRANSFER CHARACTERISTICS (See Transmit Filter Transfer Characteristics description section for graph)

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Units	Test Conditions
GRX	Gain Relative to Gain at 1kHz					0dBmO Input Signal
	Below 50Hz			-10	dB	Gain Setting Op Amp at Unity Gain
	50Hz			-20	dB	
	60Hz			-26	dB	
	200Hz	-1.8		-0.125	dB	0dBmO Signal $\equiv 1.1\text{VRMS}$
	300Hz to 3000Hz	-0.125		0.125	dB	Input at VFxI ⁻
	3300Hz	-0.65		0.03	dB	
	3400Hz	-1.4		-0.1	dB	0dBmO Signal $\equiv 1.6\text{VRMS}$
GAX	Absolute Passband Gain at 1kHz, VFxO	2.9	3.0	3.1	dB	Output at VFxO
						4000Hz and Above
GAXT	Gain Variation with Temperature at 1kHz		.0005		dB/ $^\circ\text{C}$	0dBmO Signal Level
GAXS	Gain Variation with Supplies at 1kHz		.05		dB/V	0dBmO Signal Level, Supplies $\pm 5\%$
CTRT	Cross Talk, Receive to Transmit, Measured at VFxO			-60	dB	$V_{FR1} = 1.6\text{VRMS}$, 1kHz Input VFxI ⁺ , VFxI ⁻ Connected to GSx, GSx Connected through 10k Ω to GRDA
NCX1	Total C Message Noise at Output, VFxO		9	12	dBmC0 [2]	Gain Setting Op Amp at Unity Gain
NCX2	Total C Message Noise at Output, VFxO		10	13	dBmC0 [2]	Gain Setting Op Amp at 20dB Gain
DX	Differential Envelope Delay, VFxO 1kHz to 2.6kHz			80	μs	
DAX	Absolute Delay at 1kHz, VFxO			130	μs	
DPX1	Single Frequency Distortion Products			-48	dB	0dBm Input Signal at 1kHz
DPX2	Single Frequency Distortion Products at Maximum Signal Level of +3dBm0 at VFxO			-45	dB	0.16 VRMS 1kHz Input Signal at VFxI ⁻ , Gain Setting Op Amp at 20dB Gain. The +3dBm0 signal at VFxO is 2.24 VRMS.

See next page for NOTES.

PRELIMINARY
 Notice: This is not a final specification. Some parametric values are subject to change.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $GRDA = 0\text{V}$, $GRDD = 0\text{V}$, unless otherwise specified.

Clock Input Frequency: $CLK = 1.536\text{MHz} \pm 0.1\%$, $CLK0 = V_{IL0}$ (Tied to V_{BB})
 $CLK = 1.544\text{MHz} \pm 0.1\%$, $CLK0 = V_{IH0}$ (Tied to $GRDD$)
 $CLK = 2.048\text{MHz} \pm 0.1\%$, $CLK0 = V_{IH0}$ (Tied to V_{CC})

RECEIVE FILTER TRANSFER CHARACTERISTICS (See Receive Filter Transfer Characteristics description section for graph)

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Units	Test Conditions
G _{RR}	Gain Relative to Gain at 1kHz with Sinx/x Correction of 2910 or 2911					0dBmO Input Signal
	Below 200Hz			0.125	dB	0dBmO Signal $\equiv 1.6 V_{RMS} \times \left(\sin \frac{f}{2\pi(8000)} / \frac{f}{2\pi(8000)} \right)$ Input at V _{FR I}
	200Hz	-0.5		0.125	dB	
	300Hz to 3000Hz	-0.125		0.125	dB	
	3300Hz	-0.65		0.03	dB	
	3400Hz	-1.4		-0.1	dB	
	4000Hz			-14	dB	
4600Hz and Above			-30	dB	0dBmO Signal $\equiv 1.6 V_{RMS}$ Output at V _{FR O}	
G _{AR}	Absolute Passband Gain at 1kHz, V _{FR O}	-0.1	0	+0.1	dB	0dBmO Signal Level
G _{ART}	Gain Variation with Temperature at 1kHz		.0005		dB/°C	0dBmO Signal Level
G _{ARS}	Gain Variation with Supplies at 1kHz		.05		dB/V	0dBmO Signal Level, Supplies $\pm 5\%$
CT _{TR}	Cross Talk, Transmit to Receive, Measured at V _{FR O}			-60	dB	V _{FX O} = 2.2 V _{RMS} , 1kHz Output. V _{FR I} Connected to GRDA.
N _{CR}	Total C Message Noise at Output, V _{FR O}		9	12	dBrnc0 ^[2]	V _{FR O} Output or PWRO ⁺ and PWRO ⁻ Connected with Unity Gain
D _{DR}	Differential Envelope Delay, V _{FR O} , 1kHz to 2.6kHz			100	μs	
D _{AR}	Absolute Delay at 1kHz, V _{FR O}			130	μs	
D _{PR1}	Single Frequency Distortion Products			-48	dB	0dBm Input Signal at 1kHz
D _{PR2}	Single Frequency Distortion Products at Maximum Signal Level of +3dBmO at V _{FR O}			-45	dB	+3dBmO Signal Level of 2.24 V _{RMS} , 1kHz Input at V _{FR O}

NOTES:

- Typical values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
- A noise measurement of 18dBrnc into a 600 Ω load at the 2912 device is equivalent to 12dBrnc0.

MCS-4/40™
Microprocessor 7




TABLE OF CONTENTS*

Central Processing Unit	
4040 Single Chip 4-Bit P-Channel Microprocessor.....	7-3
4004 Single Chip 4-Bit P-Channel Microprocessor.....	7-4
Input/Output	
4003 10-Bit Shift Register/Output Expander.....	7-5
4265 Programmable General Purpose I/O Device.....	7-6
4269 Programmable Keyboard Display Device.....	7-7
Peripherals	
4201A Clock Generator.....	7-8
4289 Standard Memory Interface.....	7-9
RAMs	
4002 320-Bit RAM and 4-Bit Output Port.....	7-10
ROMs	
4001 256 x 8 Mask Programmable ROM and 4-Bit I/O Port.....	7-11
4308 1024 x 8 Mask Programmable ROM and Four 4-Bit I/O Ports.....	7-13
4316A/2316A 2048 x 8 ROM.....	4-12
PROMs	
1702A/4702A 2K (256 x 8) UV Erasable PROM.....	4-5

*Partial data sheets are shown here. For complete specifications, contact Intel Literature Department, Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

4040

SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- Functionally and Electrically Upward Compatible to 4004 CPU
 - 14 Additional Instructions (60 total) Including Logical Operations and Read Program Memory
 - Interrupt Capability
 - Single Step Operation
- 8K Byte Memory Addressing Capability
 - 24 Index Registers
 - Subroutine Nesting to 7 Levels
 - Standard Operating Temperature Range of 0° to 70° C
 - Also Available With -40° to +85° C Operating Range

The Intel® 4040 is a complete 4-bit parallel central processing unit (CPU). The CPU can directly address 4K eight bit instruction words or 8K with a bank switch. Seven levels of subroutine nesting, including interrupt, and 24 randomly accessible index registers (24x4) are provided as convenient facilities for the designer. The index registers may be used for addressing or for scratch pad memory for storing computation results. The interrupt feature permits a normal program sequence to be interrupted, with normal program execution continuing after the interrupt service routine is completed. Provisions have also been made to permit single-stepping the CPU using the STOP and ACKNOWLEDGE signals.

The 4040 is an enhanced version of the 4004 and as such retains all the functional capability of that device. It will execute all the 4004 instructions, and is also electrically compatible with all components used with a 4004 CPU.

MCS-4/40

BLOCK DIAGRAM






4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- 10.8 Microsecond Instruction Cycle
- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion – One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85° C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.

The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.



MCS-4/40

4003


10-BIT SHIFT REGISTER/OUTPUT EXPANDER

- 10 Bit Serial-In/Parallel Out
 - Serial-Out Capability for Additional I/O Expansion
 - 16 Pin Dual-In-Line Package
- Easy Expansion of I/O Output Capability
 - Enable Output Control
 - Standard Operating Temperature Range of 0° to 70°C


The 4003 is a 10 bit serial-in, parallel-out, serial-out shift register with enable logic. The 4003 is used to expand the number of ROM and RAM I/O ports to communicate with peripheral devices such as keyboards, printers, displays, readers, teletypewriters, etc.

The 4003 is a single phase static shift register; however, the clock pulse (CP) maximum width is limited to 10 msec. Data-in and CP can be simultaneous. To avoid race conditions, CP is internally delayed.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-4/40



4265

PROGRAMMABLE GENERAL PURPOSE I/O DEVICE

- Multi-Mode 14 Operating Modes
- 16 Lines of I/O Capability
- Bit Set/Reset
- Multiplexable Outputs
- Eight Bit Transfer Mode
- Interfaces to 8080 Peripherals
- Synchronous and Asynchronous Interface
- Strobed Buffer Inputs and Outputs
- TTL Interface
- Up to Eight 4265s Per System
- Interface to Standard RAMs
- 28 Pin Dual-In-Line Package
- Interface to Standard RAMs
- 28 Pin Dual-In-Line Package
- Standard Operating Temperature Range of 0° to 70° C
- Also Available with -40° to +85° C Operating Range

The 4265 is a general purpose I/O device designed to interface with the MCS-40™ microcomputer family. This device provides four software programmable 4-bit I/O ports which can be configured to allow any one of fourteen unique operating modes for interfacing to data memory or a variety of user peripheral devices.

A single MCS-40 system can accommodate up to four 4265s (one per CM-RAM) without external logic or up to eight 4265s with one external decoder.


The 4265 resides on the MCS-40 data bus and uses the same selection procedure as 4002 RAM device. A valid compare selects the 4265 for MCS-40 I/O commands. As in the case of the 4002 or any MCS-40 peripheral circuit, selection occurs only when the proper SRC code and the CM signal are present simultaneously.

The 4265 provides an extremely flexible, general purpose I/O system capable of handling 4- or 8-bit input or output data. One of fourteen basic operating modes can be selected (software programmable) as described below.

Port Z is TTL compatible with any TTL device. Ports W, X, and Y are low-power TTL compatible.

MCS-4/40

PIN CONFIGURATION





4269

PROGRAMMABLE KEYBOARD DISPLAY DEVICE

Keyboard Features:

- Programmable to Interface to Encoded Keyboard (8-bit code), 64-Key Scanned Keyboard (expandable to 128 keys) or Sensor Matrix (64 sensors)
- 8 Character FIFO Character Buffer (or RAM in Sensor Mode)
- 2 Key Rollover and Key Debounce
- External Interrupt Line to Indicate When a Character Has Been Entered in Character Buffer

Display Features:

- Programmable to Interface to Individually Scanned Displays or Burrough's Self-Scan* Drive (16, 18, or 20 Characters)
- Two 16 x 4 Display Registers Recirculated Synchronously with Keyboard Scan Lines to Give Automatic Display Refresh
- Display Registers Loadable and Readable Selectively or Sequentially
- 40 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C
- Also Available with -40° C to +85° C Operating Range


MCS-4/40

The 4269 has two separate and distinct sections: the keyboard section and the display section. The keyboard section can interface to a range of devices from a matrix of toggle or thumb switches such as found on an instrument panel up to a full typewriter style keyboard. The display section can interface to a range of devices from an array of individual LED indicators up to a gas discharge alphanumeric display.

The 4269 Programmable Keyboard Display (PKD) relieves the 4004 or 4040 CPU from continuously scanning a switch array or refreshing a display under software control. This greatly expands the CPU throughput. The 4269 can scan up to an 8 x 8 keyboard or sensor matrix (or a 2 x 8 x 8 keyboard with the use of the shift or control key input). The display portion can continuously refresh either a single 16 x 8 alphanumeric display; a single 8 x 8 alphanumeric display; a dual 16 x 4 digit display; a single 32 x 4 digit display; a 16 x 6, 18 x 6 or 20 x 6 alphanumeric gas discharge display such as the Burroughs Self-Scan*; or an array of 128 indicators.

*Self-Scan is a registered trademark of the Burroughs Corporation.

PIN CONFIGURATION



4201A

CLOCK GENERATOR


- Complete Clock Requirements for MCS-40™ Systems
 - Crystal Controlled Oscillator (XTAL External)
 - MOS and TTL Level Clock Outputs
- Provides MCS-40 Reset Function Signal
 - Standard Operating Temperature Range of 0° to 70° C
 - Also Available with -40° to +85° C Operating Range

The 4201A is a CMOS integrated circuit designed to fill the clock requirements of the MCS-40 microcomputer family. The 4201A contains a crystal controlled oscillator (XTAL external), clock generation circuitry, and both MOS and TTL level clock driver circuits.


The 4201A also performs the power on reset function required by MCS-40 components and provides the logic necessary to implement the single-step function of the 4040 central processor unit.

MCS-4/40

PIN CONFIGURATION



BLOCK DIAGRAM





4289 STANDARD MEMORY INTERFACE

- Direct Interface to all Standard Memories
- Allows Read and Write Program Memory
- Single Package Equivalent of 4008/4009
- TTL Compatible Address, Chip Select, Program Memory Data Lines
- 40 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85° C Operating Range


The 4289 standard memory interface and I/O interface enables the CPU devices to utilize standard memory components as program data memory. Notably, PROMs (4702A), RAMs (2102) and ROMs can be arranged in a memory array to facilitate system development. Programs generated using the 4289 interface can be committed to MCS-40™ ROMs (4308 and 4001) with no change to software.

The 4289 also contains a 4 bit bi-directional I/O port and necessary steering logic to multiplex a host of I/O sources to the CPU. The Read and Write Program Memory instruction allows the user to store data and modify program memory. The device directly addresses 4K of program memory. The address is obtained sequentially during A1-A3 states of an instruction cycle. The eight bit instruction is presented to the CPU during M1 and M2 states of the instruction cycle via the four bit data bus.

The 4289 stores the SRC instruction operand as an I/O address and responds to the ROM I/O instructions (WRR and RDR) by reading or writing data to and from the processor and 4289 I/O bus.

MCS-4/40

BLOCK DIAGRAM





4002

320-BIT RAM AND 4-BIT OUTPUT PORT


- Four Registers of 20 4 Bit Characters
- Direct Interface to MCS-40™ 4 Bit Bus
- Output Port Low-Power TTL Compatible
- 16 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85° C Operating Range

The 4002 performs two distinct functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4 bit characters each (16 main memory characters and 4 status characters). As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations. The 4002 is a PMOS device and is compatible with all MCS-40™ components.


The 4002 is available in two options, the 4002-1 and 4002-2. Along with an external pin connected to either V_{DD} or V_{SS} , a two bit chip selection address is provided allowing a maximum of 1280 bits of 4002 RAM on a single MCS-40 CM-RAM line. Thus, the four CM-RAM lines give a maximum of 5120 bits of 4002 RAM in an MCS-40 system.

MCS-4/40

PIN CONFIGURATION



BLOCK DIAGRAM






4001

256 x 8 MASK PROGRAMMABLE ROM AND 4-BIT I/O PORT


- Direct Interface to MCS-40™
4 Bit Data Bus
- I/O Port Low-Power TTL
Compatible
- 16 Pin Dual In-Line Package
- Standard Operating
Temperature Range of
0° to 70° C
- Also Available With -40° to
+85° C Operating Range

The 4001 performs two basic and distinct functions. As a ROM it stores 256 x 8 words of program or data tables; as a vehicle of communication with peripheral devices it is provided with 4 I/O pins and associated control logic to perform input and output operations. The 4001 is a PMOS device, compatible with all other MCS-40™ devices.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-4/40

CUSTOMER _____	
P.O. NUMBER _____	
DATE _____	
For Intel use only	
S# _____	PPPP _____
STD _____	ZZ _____
_____	DD _____
APP _____	DATE _____


All custom 4001 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

MCS-4/40

MARKING

The marking as shown at the right must contain the Intel logo, the product type (P4001), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 6 characters or spaces).

CUSTOMER NUMBER _____



MASK OPTION SPECIFICATIONS

A. CHIP NUMBER _____
(Must be specified—any number from 0 through 15—DD).

B. I/O OPTION — Specify the connection numbers for each I/O pin (next page). Examples of some of the possible I/O options are shown below:

EXAMPLES — DESIRED OPTION/CONNECTIONS REQUIRED

1. Non-inverting output — 1 and 3 are connected.
2. Inverting output — 1 and 4 are connected.
3. Non-inverting input (no input resistor) — only 5 is connected.
4. Inverting input (input resistor to V_{SS}) — 2, 6, 7, and 9 are connected.
5. Non-inverting input (input resistor to V_{DD}) — 2, 7, 8, and 10 are connected.

6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either V_{DD} or V_{SS} (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and two non-inverting outputs, the connection would be made as follows:

Inputs — 2 and 6 are connected
Outputs — 1, 3, 8, and 9 are connected or
1, 3, 8, and 10 are connected

If the pins on a port are all inputs or all outputs, the internal resistors do not have to be connected.

C. 4001 CUSTOM ROM PATTERN — Programming information should be sent in the form of computer punched

cards or punched paper tape. In either case, a printout of the truth table must accompany the order. In the BPNF format, the characters should be written as a "P" for a high level output = V_{SS} (negative logic "0") or an "N" for a low level output = V_{DD} (negative logic "1").

Hex input tapes for the 4001 and 4308 may also be generated by Intellec[®] Development Systems. These tapes are assumed to be negative logic. This means that a NOP instruction operation code (00000000), for example, would be coded as 00 in the HEX format. This would automatically result in the V_{IH} levels on the MCS 4/40 data bus. When the BPNF format is used, all logic representations must be inverted. Thus, a NOP would be represented as BPPPPPPPF.




4308


1024 x 8 MASK PROGRAMMABLE ROM AND FOUR 4-BIT I/O PORTS

- Direct Interface to MCS-40™ 4-Bit Data Bus
- Equivalent to Four 4001 ROMs
- Four Independent 4-Bit I/O Ports
- Input I/O Buffer Storage with an Optional Strobe
- I/O Ports Low-Power TTL Compatible
- 28 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85° C Operating Range

The 4308 is a 1024 x 8 bit word ROM memory with four I/O ports. It is designed for the MCS-40™ system and is operationally compatible with all existing MCS-40 elements. The 4308 is functionally identical to four 4001 chips. The 4308 has 16 I/O lines arranged in four groups of four lines.



PIN CONFIGURATION




MCS-4/40

CUSTOMER _____	
P.O. NUMBER _____	
DATE _____	
For Intel use only	
S# _____	PPPP _____
STD _____	ZZ _____
_____	DD _____
APP _____	DATE _____

All custom 4308 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

MARKING

The marking as shown at the right must contain the Intel logo, the product type (P4308), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 6 characters or spaces).




CUSTOMER NUMBER _____

MASK OPTION SPECIFICATION

- A. **CHIP NUMBER** _____ (Must be specified).
- B. **I/O OPTION** — Specify the connection numbers for each I/O pin. See table below.
- C. **4308 CUSTOM ROM PATTERN** — Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. In the BPNF format, the characters should be written as a "P" for a high level output = V_{SS} (negative logic "0") or an "N" for a low level output = V_{DD} (negative logic "1").

Hex input tapes for the 4001 and 4308 may also be generated by Intellec® Development Systems. These tapes are assumed to be negative logic. This means that a NOP instruction operation code (00000000), for example, would be coded as 00 in the HEX format. This would automatically result in the V_{IH} levels on the MCS4/40 data bus. When the BPNF format is used, all logic representations must be inverted. Thus, a NOP would be represented as BPPPPPPPF.

PIN		OPTION										
I/O 0 ₀	27	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₁	26	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₂	25	1	2	3	4	5	6	7	8	9	10	11
I/O 0 ₃	24	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₀	5	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₁	4	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₂	3	1	2	3	4	5	6	7	8	9	10	11
I/O 1 ₃	2	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₀	17	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₁	16	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₂	15	1	2	3	4	5	6	7	8	9	10	11
I/O 2 ₃	14	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₀	21	1	2	3	4	3	6	7	8	9	10	11
I/O 3 ₁	20	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₂	19	1	2	3	4	5	6	7	8	9	10	11
I/O 3 ₃	18	1	2	3	4	5	6	7	8	9	10	11



NOTE: Options 10 and 11 cannot both be specified.



MCS-48TM
Microcomputers **8**

MCS-48™ MICROCOMPUTERS

TABLE OF CONTENTS

Single Component 8-Bit Microcomputers

8021 Single Component 8-Bit Microcomputer	8-4
8022 Single Component 8-Bit Microcomputer with A/D	8-10
8048/8648/8748/8035 Single Component 8-Bit Microcomputer	8-22
8049/8039/8039-6 Single Component 8-Bit Microcomputer	8-31

Input/Output

8243 MCS-48™ Input/Output Expander	8-36
--	------

INTRODUCTION

Recent advances in NMOS technology have allowed Intel for the first time to place enough capability on a single silicon die to create a true single chip microcomputer containing all the functions required in a digital processing system. This microcomputer, its variations, and its optional peripherals are collectively called the MCS-48 microcomputer family and are fully described in this manual.

The head of the family is the 8048 microcomputer which contains the following functions in a single 40-pin package:

- 8-Bit CPU
- 1K × 8 ROM program memory
- 64 × 8 RAM data memory
- 27 I/O lines
- 8-bit timer/event counter

A 2.5 or 5.0 microsecond cycle time and a repertoire of over 90 instructions each consisting of either one or two cycles makes the single chip 8048 the equal in performance of most presently available multi-chip NMOS microprocessors, yet the 8048 is a true "low-cost" microcomputer. A single 5V supply requirement for all MCS-48 components assures that "low cost" also applies to the power supply in your system.

Even with low component costs, however, a project may be jeopardized by high development and rework costs resulting from an inflexible production design. Intel has solved this problem by creating two pin-compatible versions of the 8048 microcomputer: the 8048 with mask programmable ROM program memory for low cost production and the 8748 with user programmable and erasable EPROM program memory for prototype development. The 8478 is essentially a single chip microcomputer "breadboard" which can be modified over and over again during development and pre-production, then simply replaced by the low cost 8048 ROM for volume production. The 8748 provides a very easy transition from development to production and also provides an easy vehicle for temporary field updates while new ROMs are being made.

To allow the MCS-48 to solve a wide range of problems and to provide for future expansion, all 8048 functions have been made externally expandable using either special expanders or standard memories and peripherals. An efficient low cost means of I/O expansion is provided by the 8243 Input/Output Expander which provides 16 I/O lines in a 24-pin package. For systems with large I/O requirements, multiple 8243s can be used.

For such applications as keyboards, displays, serial communication lines, etc., standard MCS-80™ (8080) and MCS-85™ (8085) peripheral circuits may be added. Program and data memory may be expanded using standard memories or the 8355 and 8155 memories that also include programmable I/O lines and timing functions.

The 8035 is an 8048 without internal program memory that allows the user to match his program memory requirements exactly by using a wide variety of external memories. The 8035 allows the user to select a minimum cost system no matter what his program memory requirements.

The 8048 was designed to be an efficient control processor as well as an arithmetic processor with an instruction set which allows the user to directly set and reset individual lines within its I/O ports as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions make the 8048 very efficient in implementing standard logic functions. Special attention was also given to code efficiency with over 70% of the instructions being single byte and all others being only two bytes. This means many functions requiring 1.5K to 2.0K bytes in other processors may very well be compressed into the 1K words resident in the 8048.




Figure 1. On Chip Features

SPECIAL FEATURES

- Single 5V Supply
- 40-Pin DIP
- Pin Compatible ROM and EPROM
- 2.5 and 5.0 μ sec Cycle Versions
- All Instructions 1 or 2 Cycles
- Single Step
- 8-Level Stack
- 2 Working Register Banks
- RC, XTAL, or External Frequency Source
- Clock per Cycle and Optional Clock per State Output



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

8021

SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8-Bit CPU, ROM, RAM, I/O in Single 28-Pin Package
- Single 5V Supply (+ 4.5V to 6.5V)
- 8.38 μ sec Cycle With 3.58 MHz XTAL; All Instructions 1 or 2 Cycles
- Instructions —8748 Subset
- High Current Drive Capability—2 Pins
- 1K \times 8 ROM
- 64 \times 8 RAM
- 21 I/O Lines
- Interval Timer/Event Counter
- Clock Generated With Single Resistor or Inductor
- Zero-Cross Detection Capability
- Easily Expandable I/O

The Intel[®] 8021 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process. The features of the 8021 include a subset of the 8048 optimized for low cost, high volume applications, plus additional I/O flexibility and power.


The 8021 contains a 1K \times 8 program memory, a 64 \times 8 data memory, 21 I/O lines, and an 8-bit timer/event counter, in addition to on-board oscillator and clock circuits. For systems that require extra I/O capability, the 8021 can be expanded using the 8243 or discrete logic.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8021 has bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.


To minimize development problems and maximize flexibility, an 8021 system can be easily designed using the 8021 emulation board, EMB-21. The EMB-21 contains a 40-pin socket which can accommodate either the 8748 shipped with the board or an ICE-48 plug. Also, the necessary discrete logic to reproduce the 8021's additional I/O features is included.

MCS-48


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.5V to +7V
Power Dissipation	1 W

***COMMENT:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.5\text{V} \pm 1\text{V}$, $V_{SS} = 0\text{V}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage (All except XTAL1, XTAL2)	-0.5		0.8	V	
V_{IH}	Input High Voltage (All except XTAL1, XTAL2)	2.0		V_{CC}	V	$V_{CC} = 5.0\text{V} \pm 10\%$
V_{IH1}	Input High Voltage (All except XTAL1, XTAL2)	3.0		V_{CC}	V	$V_{CC} = 5.5\text{V} \pm 1\text{V}$
V_{OL}	Output Low Voltage			0.45	V	$I_{OL} = 1.6\text{ mA}$
V_{OL1}	Output Low Voltage (P10, P11)			2.5	V	$I_{OL} = 7\text{ mA}$
V_{OH}	Output High Voltage (All unless Open Drain)	2.4			V	$I_{OH} = 50\ \mu\text{A}$
I_{OL}	Output Leakage Current (Open Drain Option – Port 0)			± 10	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{CC}	V_{CC} Supply Current			100	mA	

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.5\text{V} \pm 1\text{V}$, $V_{SS} = 0\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{CY}	Cycle Time	8.38	50.0	μsec	3 MHz XTAL = 10 μsec t_{CY}
ΔF	Oscillator Frequency Variation -Resistor Mode	-20	+20	%	F = 2.5 MHz

A.C. TEST CONDITIONS

Control Outputs: $C_L = 80\text{ pF}$

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

MCS-48

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PIN DESCRIPTION

Designation	Pin #	Function
V _{SS}	14	Circuit GND potential
V _{CC}	28	+5V power supply
PROG	3	Output strobe for 8243 I/O Expander
P00–P07 Port 0	4–11	8-bit quasi-bidirectional port
P10–P17 Port 1	18–25	8-bit quasi-bidirectional port
P20–P23 Port 2	26–27 1–2	4-bit quasi-bidirectional port P20–P23 also serve as a 4-bit I/O expander bus for 8243
T1	13	Input pin testable using the JT1 and JNT1 instructions. Can be designated the timer/event counter input using the STRT CNT instruction. Also allows zero

Designation	Pin #	Function
RESET	17	crossover sensing of slowly moving AC inputs. Input used to initialize the processor by clearing status flip-flops and setting program counters to zero.
ALE	12	Address Latch Enable. Signal occurring once every 30 input clocks, used as an output clock.
XTAL1	15	One side of crystal, inductor, or resistor input for internal oscillator. Also input for external source. (Not TTL compatible.)
XTAL2	16	Other side of timing control element.

INSTRUCTION SET*

Mnemonic	Description	Bytes	Cycle
ADD A,R	Add register to A	1	1
ADD A,@R	Add data memory to A	1	1
ADD A,#data	Add immediate to A	2	2
ADDC A,R	Add with carry	1	1
ADDC A,@R	Add with carry	1	1
ADDC A,#data	Add with carry	2	2
ANL A,R	And register to A	1	1
ANL A,@R	And data memory to A	1	1
ANL A,#data	And immediate to A	2	2
ORL A,R	Or register to A	1	1
ORL A,@R	Or data memory to A	1	1
ORL A,#data	Or immediate to A	2	2
XRL A,R	Exclusive Or register to A	1	1
XRL A,@R	Exclusive or data memory to A	1	1
XRL A,#data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

MCS-48

Branch Registers Input/Output

IN A,P	Input port to A	1	2
OUTL P,A	Output A to port	1	2
MOVD A,P	Input Expander port to A	1	2
MOVD P,A	Output A to Expander port	1	2
ANLD P,A	And A to Expander port	1	2
ORLD P,A	Or A to Expander port	1	2
INC R	Increment register	1	1
INC @R	Increment data memory	1	1
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R,addr	Decrement register and Jump on R not zero	2	2

Mnemonic	Description	Bytes	Cycle
JC addr	Jump on Carry = 1	2	2
JNC addr	Jump on Carry = 0	2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	2	2
JTF addr	Jump on timer flag	2	2
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
CLR C	Clear Carry	1	1
CPL C	Complement Carry	1	1
MOV A,R	Move register to A	1	1
MOV A,@R	Move data memory to A	1	1
MOV A,#data	Move immediate to A	2	2
MOV R,A	Move A to register	1	1
MOV @R,A	Move A to data memory	1	1
MOV R,#data	Move immediate to register	2	2
MOV @R,#data	Move immediate to data memory	2	2
XCH A,R	Exchange A and register	1	1
XCH A,@R	Exchange A and data memory	1	1
XCHD A,@R	Exchange nibble of A and register	1	1
MOVP A,@A	Move to A from current page	1	2
MOV A,T	Read Timer/Counter	1	1
MOV T,A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
NOP	No Operation	1	1

*See July, 1978 MCS-48 User's Manual for opcodes.

FUNCTIONAL SPECIFICATIONS

The following is a functional description of the major elements of the 8021.

Program Memory

The 8021 contains $1K \times 8$ of mask programmable ROM. No external ROM expansion capability is provided.

Data Memory

A 64×8 dynamic RAM is located on chip for data storage. All locations are indirectly addressable and eight designated locations are directly addressable. Also, included in the memory is the address stack, addressed by a 3-bit stack pointer.

Memory is organized as shown in Figure 1. The least significant 8 addresses, 0–7, are directly addressable by any of the 11 direct register instructions. The locations are readily accessible for a variety of operations with the least number of instruction bytes required for their manipulation.

Registers 0 and 1 have yet another function, in that they can be used to indirectly address all locations in memory, using the indirect register instructions. These indirect RAM address registers, IRAR's, are especially useful for repetitive-type operations on adjacent memory locations. The indirect register instruction specifies which IRAR to use, and the contents of the IRAR is used to address a location in RAM. The contents of the addressed location is used during the execution of the instruction, and may be modified. A value larger than 63 should not be preset in the IRAR when selected by an indirect register instruction. IRAR's may point to addresses 0–7, if desired.

Locations 8–23 may be used as the address stack. The address stack enables the processor to keep track of the return addresses generated from CALL instructions. A 3-bit stack pointer (SP) supplies the address of the locations to be loaded with the next return address generated. The SP to this pushdown stack is incremented by one after a return address is stored, and decremented by one before an address is fetched during a RET. A total of 8 levels of nesting is possible. The SP is initialized to location 8 upon RESET. Since each address is 10 bits long, two bytes must be used to store a single address. The SP is incremented and decremented by one, but each increment or decrement moves the address pointed to by two. Therefore, only even numbered addresses are pointed to.

If a particular application does not require 8 levels of nesting, the unused portion of the stack may be used as any other indirectly addressable scratchpad location. For example, if only 3 levels of subroutine nesting are used, then only locations 8–15 need be reserved for the address stack, and locations 16–63 can be used for data storage. The actual program counter address is not stored in the address stack. A separate register retains its value.




Figure 1. Internal RAM Organization

Oscillator and Clock

The 8021 contains its own onboard oscillator and clock circuit, requiring only an external timing control element. This control element can be a crystal, inductor, resistor, or clock in. The capacitor normally required in resistor or inductor timing control operation is integrated onto the 8021. All internal time slots are derived from the external element, and all outputs are a function of the oscillator frequency. Pins X1 and X2 are used to input the particular control element. An instruction cycle consists of 10 states, and each state is a time slot of 3 oscillator periods. Therefore, to obtain a $10 \mu\text{sec}$ instruction cycle, a 3 MHz crystal should be used.

Timer/Event Counter

An interval timer is available to enable the user to keep track of time elapsed or number of events occurred, during normal program execution and flow.

By a MOV T,A instruction, the contents of the accumulator are loaded to the timer. At the STRT T command an internal prescaler is zeroed and thereafter increments once each 30 input clocks (once each single cycle instruction, twice each double cycle instruction). The prescaler is a divide by 32. At the (1111) to (0000) transition the timer is incremented. The timer is 8 bits and an overflow (FFH) to (00H) timer flag is set. A conditional branch is available for testing this flag, the flag being reset each test. Total count capacity for the timer is $2^8 \times 2^5 = 8192$ or 81.9 msec at a $10 \mu\text{sec}$ cycle time. Contents of the timer are moved to the accumulator by the MOV A,T instruction without disturbing the counting process.

The timer may also be used as an event counter. After a STRT CNT command, the chip will respond to a high to low transition on the Test 1 pin by incrementing the timer. Transitions can occur no faster than one each three instruction cycles.

The timer and event functions are exclusive. Counting or timing may be started or stopped (STOP TCNT) at will.

Input/Output Capabilities

The 8021 I/O configurations are highly flexible. A number of different configurations are possible, tailoring an 8021 to a given task. Other than the power supply and dedicated pins, all other pins (20) can be used for input, output, or both, depending on the configuration.

P20–P23 and P10–P17 are quasi-bidirectional, and Test 1 is directly testable through program control. A simplified schematic of the quasi-bidirectional interface is shown in Figure 2. This configuration allows buffered outputs, and also allows external input. When writing a "0" or low value to these ports, the large pull-down device sinks an external TTL load. When writing a "1", a large current is supplied through the large pull-up device to allow a fast data transfer. After a short time (less than one instruction cycle), the large device is shut off and the small pull-up maintains the "1" level indefinitely. However, in this situation, an input device capable of overriding the small amount of sustaining current supplied by the pull-up device can be read. (Alternatively, the data written can be read). So, by writing a "1" to any particular pin, that pin can serve either as a true high-level latched output pin, or as just a pullup resistor on an input. This allows maximum user flexibility in selecting his input or latched output pins, with a minimum of external components.

Port 00–07 is also quasi-bidirectional, except there is no large pullup device. As outputs, this port is essentially open drain.

By mask option the small pullup devices on P00–P07 may be deleted on any pin providing a true open drain output. This is useful in driving analog circuits and certain loads, such as keyboards.

Also available is the 8243 I/O expander chip, which provides additional I/O capability with a limited number of overhead pins. This chip has 4 directly addressable 4-bit ports. It connects to the PROG pin, which provides a clock, and pins P20–P23, which provide address and data. These ports can be written with a `MOVD P,A`; `ANLD P,A`; and `ORLD P,A` for Ports 4–7. A high to low transition on PROG signifies that address and control are available on P20–P23. The previous data on P20–P23 before an output expander instruction is lost. Therefore, when using an output expander P20–P23 are not useful for general input/output. Reading is via the `MOVD A,P`. This circuit configuration is shown in Figure 3.

The Test 1 pin has a special bias input that allows zero-crossover sensing of slowly moving inputs. This is especially useful in SCR control of 60 Hz power and in developing time of day routines. As a ROM mask option there is a pullup resistor that is useful for switch contact input or standard TTL. See Figure 4.




Figure 2. Quasi-Bidirectional Port Structure





Figure 3. I/O Expander Interface

(a) ZERO CROSS DETECT



(b) OPTIONAL PULLUP RESISTOR




Figure 4. Test 1 Pin

CPU

The 8021 CPU has arithmetic and logical capability. A wide variety of arithmetic and logic instructions may be exercised, which affect the contents of the accumulator, and/or direct or indirect scratchpad locations. Provisions have been made for simplified BCD arithmetic capability through the use of the DAA, SWAP A, and XCHD instructions. In addition, MOVP A,@A allows table lookup for display formatting and constants. Jump conditions such as zero, not zero refer to the accumulator contents at the time of the condition.

Reset

The 8021 may see poorly regulated and noisy power supplies. A useful feature is to sense when the power supply dips and do a reset to prevent continued operation with incorrect data. This feature may be implemented on the 8021 by connecting a diode between the RESET node and ground. See Figure 5.

A reset will then be forced if the supply drops approximately 1.5 volts and rapidly recovers. One instruction cycle will reset the 8021 to the initialized state.

By removing the diode and using only the capacitor, voltage drops in V_{CC} will not cause a RESET.




FIGURE 5. POWER ON RESET

Differences Between the 8021 and the 8748

Although the 8021 is basically an electrical and functional subset of the 8748, there are some differences:

- Pin Out** — As the 8021 is a 28-pin DIP, some form of adapter must be used to interface the 8021 socket to ICE-48. An emulation board, EM-1 has been designed to perform this function. The EM-1 also accounts for the increased flexibility of some 8021 I/O lines.
- Instruction Time** — The 8021 instruction cycle is 30 clock cycles long, the 8748 instruction cycle is 15 clocks long. Where exact timing is important the 8748 breadboard part should be operated at half the 8021 clock rate.
- Test 1** — To facilitate developing time of day routines from 60 Hz, and for SCR control, the Test 1 pin without the pullup resistor option will detect zero crossing of a capacitively coupled AC input.
- Quasi-Bidirectional Ports** — All 8021 ports are quasi-bidirectional to facilitate stand-alone use. Port 0 has open drain outputs and by mask option it may or may not have pullup resistors.
- Oscillator** — The 8021 has on-chip oscillator that is optimized for the single resistor mode. External connection will differ from the 8748.
- Dynamic RAM and Logic** — The 8021 utilizes dynamic RAM and some dynamic logic. Input clocking must be maintained above the minimum rate or improper operation may result.
- High Current Outputs** — Very high current drive is desirable for minimizing external parts required to do high power control. P10 and P11 have been designated high drive outputs capable of sinking 7 mA at $V_{SS} + 2.5$ volts. (For clarity, this is 7 mA to V_{SS} with a 2.5 volt drop across the buffer.) These pins may, of course, be paralleled for 14 mA drive if the output logic states are always the same.
- Reset** — Reset has been modified on the 8021, as previously noted. A reset will be forced if the power supply drops approximately 1.5 volts and rapidly recovers, if a diode is used in the reset circuit. This prevents continued operation with incorrect data caused by a poorly regulated and/or noisy power supply.
- Instruction Set** — The following instructions, which are found in the 8748, have been deleted from the 8021 instruction set.

Data Moves	Registers	Branch	Timer	Control	Input/Output
MOV A,PSW	DEC R	JTO addr	EN TCNTI	EN I	ANL P,#data
MOV PSW,A		JNTO addr	DIS TCNTI	DIS I	ORL P,#data
MOVX A,@R	Flags	JFO addr		SEL RB0	INS A,BUS *
MOVX @R,A		JF1 addr	Subroutine	SEL RB1	OUTL BUS,A *
MOVPS A,@A	CLR F0	JNI addr		SEL MB0	ANL BUS,#data
	CPL F0	JBb addr	RETR	SEL MB1	ORL BUS,#data
	CLR F1				
	CPL F1			ENTO CLK	

*These Instructions have been replaced in the 8021 by IN A,PO and OUTL PO,A respectively.

intel®

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 • (408) 246-7501

Printed in U.S.A./T38/1078/BL/BA

SINGLE COMPONENT 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER

PRELIMINARY
 Notice: This document is a preliminary specification. Some parameters and limits are subject to change.

- 8-Bit CPU, ROM, RAM, I/O in Single 40-Pin Package
- On-Chip 8-Bit A/D Converter; Two Input Channels
- 8 Comparator Inputs (Port 0)
- Zero-Cross Detection Capability
- Single 5V Supply (4.5V to 6.5V)
- High Current Drive Capability — 2 Pins
- Two Interrupts — External and Timer
- 2K × 8 ROM, 64 × 8 RAM, 28 I/O Lines
- 8.38 μsec Cycle; All Instructions 1 or 2 Cycles
- Instructions — 8048 Subset
- Interval Timer/Event Counter
- Clock Generated with Single Resistor, Inductor, or Crystal
- Easily Expandable I/O


The Intel® 8022 is the newest member of the MCS-48™ family of single chip 8-bit microcomputers. It is designed to satisfy the requirements of low cost, high volume applications which involve analog signals, capacitive touchpanel keyboards, and/or large ROM space. The 8022 addresses these applications by integrating many new functions on-chip, such as A/D conversion, comparator inputs and zero-cross detection.

The features of the 8022 include 2K bytes of program memory (ROM), 64 bytes of data memory (RAM), 28 I/O lines, an on-chip 8-bit A/D converter with two input channels, an 8-bit port with comparator inputs for interfacing to low voltage capacitive touchpanels or other non-TTL interfaces, external and timer interrupts, and zero-cross detection capability. In addition, it contains the 8-bit interval timer/event counter, on-board oscillator and clock circuitry, single 5V power supply requirement, and easily expandable I/O structure common to all members of the MCS-48 family.


The 8022 is designed to be an efficient controller as well as an arithmetic processor. It has bit handling capability plus facilities for both binary and BCD arithmetic. Efficient use of program memory results from using the MCS-48 instruction set which consists mostly of single byte instructions and has extensive conditional jump and direct table lookup capability. Program memory usage is further reduced via the 8022's hardware implementation of the A/D converter which simplifies interfacing to analog signals.

MCS-48


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN DESCRIPTION

Designation	Pin #	Function
V _{SS}	20	Circuit GND potential.
V _{CC}	40	+5V circuit power supply.
PROG	37	Output strobe for Intel® 8243 I/O expander.
P00-P07 Port 0	10-17	8-bit open-drain port with comparator inputs. The switching threshold is set externally by V _{TH} . Optional pull-up resistors may be added via ROM mask selection.
V _{TH}	9	Port 0 threshold reference pin.
P10-P17 Port 1	25-32	8-bit quasi-bidirectional port.
P20-P27 Port 2	33-36 38-39 1-2	8-bit quasi-bidirectional port. P20-23 also serve as a 4-bit I/O expander for Intel® 8243.
T0	8	Interrupt input and input pin testable using the conditional transfer instructions JT0 and JNT0. Initiates an interrupt following a low level input if interrupt is enabled. Interrupt is disabled after a reset.
T1	19	Input pin testable using the JT1 and JNT1 conditional transfer instructions. Can be designated the timer/event counter input using the STRT CNT instruction. Also serves as the zero-cross detection input to allow zero-crossover sensing of slowly moving AC inputs. Optional pull-up resistor may be added via ROM mask selection.
Designation	Pin #	Function
RESET	24	Input used to initialize the processor by clearing status flip-flops and setting the program counter to zero.
AV _{SS}	7	A/D converter GND Potential. Also establishes the lower limit of the conversion range.
AV _{CC}	3	A/D +5V power supply.
SUBST	21	Substrate pin used with a bypass capacitor to stabilize the substrate voltage and improve A/D accuracy.
V _{AREF}	4	A/D converter reference voltage. Establishes the upper limit of the conversion range.
AN0, AN1	6,5	Analog inputs to A/D converter. Software selectable on-chip via SEL AN0 and SEL AN1 instructions.
ALE	18	Address Latch Enable. Signal occurring once every 30 input clocks (once every cycle), used as an output clock.
XTAL 1	22	One side of crystal, inductor, or resistor input for internal oscillator. Also input for external frequency source. (Not TTL compatible.)
XTAL 2	23	Other side of timing control element. This pin is not connected when an external frequency source is used.

PRELIMINARY
 Notice: This document is preliminary and subject to change. Some information may not be accurate.

MCS-48

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +180°C
 Voltage on Any Pin with
 Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5.5V ± 1V, V_{SS} = 0V

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage (All except XTAL 1, XTAL 2, Port 0)	-0.5		0.8	V	
V _{IL1}	Input Low Voltage (Port 0)	-0.5		V _{TH} - 0.1	V	
V _{IH}	Input High Voltage (All except XTAL 1, XTAL 2, RESET, Port 0)	2.0		V _{CC}	V	V _{CC} = 5.0V ± 10%
V _{IH1}	Input High Voltage (All except XTAL 1, XTAL 2, RESET, Port 0)	2.4		V _{CC}	V	V _{CC} = 6.0V ± 0.5V
V _{IH2}	Input High Voltage (Port 0)	V _{TH} + 0.1		V _{CC}	V	
V _{IH3}	Input High Voltage (RESET, XTAL 1)	3.0		V _{CC}	V	
V _{TH}	Port 0 Threshold Reference Voltage	0		V _{CC} /2	V	
V _{OL}	Output Low Voltage			0.45	V	I _{IL} = 1.6 mA
V _{OL1}	Output Low Voltage (P10, P11)			2.5	V	I _{OL} = 7 mA
V _{OH}	Output High Voltage (All unless Open Drain Option—Port 0)	2.4			V	I _{OH} = 50 μA
I _{LI}	Input Leakage Current (T1)			± 10	μA	V _{IN} = V _{CC}
I _{LO}	Output Leakage Current (Open Drain Option—Port 0)			± 10	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
I _{CC}	V _{CC} Supply Current			100	mA	
V _{T1}	Zero-Cross Detection Input (T1)	1		3	VACpp	Input through a capacitor

A.C. CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5.5V ± 1V, V_{SS} = 0V

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CY}	Cycle Time	8.38	50.0	μs	3 MHz XTAL = 10 μs t _{CY}
t _{LL}	ALE Pulse Width	4.6	23.0	μs	t _{CY} = 10 μs
Δ _F	Oscillator Frequency Variation—Resistor Mode	-20	+20	%	F = 2.5 MHz, R = 15 kΩ
F _{T1}	Zero-Cross Detection Input Frequency (T1)	0.03	1	kHz	

A.C. TEST CONDITIONS

Control Outputs: C_L = 80 pF


A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.5\text{V} \pm 1\text{V}$, $V_{SS} = 0\text{V}$

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

	Symbol	Parameter	Min.	Max.	Unit	Notes
Expander Operation	t_{CP}	Port Control Setup Before Falling Edge of PROG	110		ns	
	t_{PC}	Port Control Hold After Falling Edge of PROG	140		ns	
	t_{PR}	PROG to Time P2 Input Must Be Valid		810	ns	
	t_{DP}	Output Data Setup Time	220		ns	
	t_{PD}	Output Data Hold Time	65		ns	
	t_{PF}	Input Data Hold Time	0	150	ns	
	t_{PP}	PROG Pulse Width	1510		ns	
Normal Operation	t_{PRL}	ALE to Time P2 Input Must Be Valid		810	ns	
	t_{PL}	Output Data Setup Time	400		ns	
	t_{LP}	Output Data Hold Time	150		ns	
	t_{PFL}	Input Data Hold Time	0		ns	

PORT 2 TIMING



MCS-48


FUNCTIONAL DESCRIPTION

PROGRAM MEMORY

The 8022 program memory consists of 2048 words 8 bits wide which are addressed by the program counter. The memory is ROM which is mask programmable at the factory. No external ROM expansion capability is provided. There are three locations in program memory of special importance.

- Location 0: Activating the RESET line of the processor causes the first instruction to be fetched from location 0.
- Location 3: Activating the interrupt input line of the processor (if interrupt is enabled) causes a jump to subroutine.
- Location 7: A timer/event counter interrupt resulting from a timer/counter overflow causes a jump to subroutine (if timer/counter interrupt is enabled).

Therefore, the first instruction to be executed after initialization is stored in location 0, the first word of an external interrupt service routine is stored in location 3, and the first word of a timer/event counter interrupt service routine is stored in location 7.



PROGRAM MEMORY MAP

Program memory can be used to store constants as well as program instructions. The MOV_P instruction allows easy table lookup for constants and display formatting.

DATA MEMORY

On-chip data memory is organized as 64 words eight bits wide. All locations are indirectly addressable and eight designated locations are directly addressable. Also included in the data memory is the program counter stack, addressed by a 3-bit stack pointer.


The first eight locations (0-7) of the array are designated as working registers and are directly addressable by any of the 11 direct register instructions. These locations are readily accessible for a variety of operations with a minimum number of instruction bytes required for their manipulation. Thus, they are usually used to store frequently accessed intermediate results. The DJNZ in-

struction makes very efficient use of the working registers as program loop counters by allowing the programmer to decrement and test the register in a single instruction.

Registers 0 and 1 have yet another function in that they can be used to indirectly address all locations in the data memory using the indirect register instructions. These two RAM pointer registers are especially useful for repetitive type operations on adjacent memory locations. The indirect register instruction specifies which pointer register to use and the content of the pointer register is used to address a location in RAM. The contents of the addressed location are used during the execution of the instruction and may be modified. The pointer registers may also point to registers 0-7, if desired.

Locations 8-23 serve a dual role in that they contain the 8-level program counter stack, two RAM locations per level. The program counter stack enables the processor to keep track of the return addresses generated by interrupts or CALL instructions by storing the contents of the program counter prior to servicing the subroutine. A 3-bit stack pointer determines which of the program counter stack's eight register pairs will be loaded with the next return address generated. The stack pointer, when initialized to 000 by RESET, points to RAM locations 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to locations 8 and 9. The stack pointer is then incremented by one and points to locations 10 and 11 in anticipation of another CALL. The end of a subroutine, which is signaled by a return instruction (RET or RETI), causes the stack pointer to be decremented and the contents of the resulting register pair to be transferred to the program counter.

Since the program counter's addresses are 11 bits long, two bytes or registers must be used to store a single address. Thus, the 16-byte program counter stack permits up to a total of 8 levels of subroutine nesting without overflowing the stack. If overflow does occur, the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000. It also underflows from 000 to 111. If a particular application does not require 8 levels of nesting, the unused portion of the program counter stack may be used as any other indirectly addressable RAM location. For example, if only 3 levels of subroutine nesting are used, then only locations 8-13 need be reserved for the program counter stack, and locations 14-23 can be used for data storage.



DATA MEMORY MAP


INPUT/OUTPUT

The 8022 has 26 lines which can be used for digital input or output functions. These lines are organized as 3 ports of 8 lines, each of which serve as either inputs, outputs, or bidirectional ports, and 2 test inputs which can alter program sequences when tested by conditional jump instructions.

Ports 1 and 2 have identical operating characteristics and are both quasi-bidirectional. That is, each line may serve as an input, an output, or both. Data written to these ports is statically latched and remains unchanged until rewritten. As inputs, these lines are non-latching;

i.e., inputs must be present until read by an input instruction. Inputs are fully TTL compatible and all outputs will drive at least one standard TTL load. Two lines of port 1 (P10 and P11) are designated as high current drive lines and have the ability to sink 7 mA. In addition, these pins may be paralleled for 14 mA output if the output logic states are always the same. The high current output lines eliminate the need for discrete transistors in many applications.

The lines of ports 1 and 2 are quasi-bidirectional because of their output structure which allows them to be used as inputs, outputs, or both, even though as outputs they are statically latched.




QUASI-BIDIRECTIONAL PORT STRUCTURE

Each line is continuously pulled up to +5V through a relatively high impedance device ($\sim 50\text{ k}\Omega$). This pullup is sufficient to provide the source current for a TTL high level, yet can be pulled low by a standard TTL gate, thus allowing the same pin to be used both as an input and output. When writing a "0" or low value to these ports, a low impedance device ($\sim 300\Omega$) overcomes the high pullup and provides TTL current sinking capability. When writing a "1", a large current is momentarily supplied through a relatively low impedance device ($\sim 5\text{ k}\Omega$) to allow a fast data transfer. After a short time (less than one instruction cycle) the low impedance device is shut off and the small pullup maintains the "1" level indefinitely. In this situation, an input device capable of overriding the small amount of sustaining current supplied by the pullup device can be read. (Alternatively, the data written can be read.) So, by writing a "1" to any particular pin that pin can serve either as a true high-level latched output pin, or as just a pullup resistor on an input. This allows maximum user flexibility in selecting his input or latched output lines, with a minimum of external components.

PORT 0 COMPARATOR INPUTS


Port 0 has been modified from the standard quasi-bidirectional structure to allow an optional open drain configuration with comparator inputs. The low impedance pullup device has been eliminated and the high impedance pullup is optional. Thus, the user can choose via a mask programmable selection each line of port 0 to be either quasi-bidirectional with a high impedance or true open-drain. The open drain configuration allows the line to sink current through the low impedance pulldown device or to float in the high output state. More importantly, the open drain configuration makes port 0 very easy to drive when it is used as inputs. The input circuitry for each line of port 0 includes a voltage comparator which amplifies the voltage difference between the input port line and the port 0 threshold reference pin (V_{TH}). The voltage gain of the comparator is sufficient to sense a 100 mV input differential within the range V_{SS} to $V_{CC}/2$.



PORT 0 I/O STRUCTURE

If V_{TH} is allowed to float, it will bias itself to the digital switch point of the other ports, and port 0 behaves as a set of normal digital inputs. However, by biasing V_{TH} , the switch point can be both tightly controlled and adjusted. Common uses for this would include high noise margin inputs ($V_{CC}/2$), unusual logic level inputs from a diode isolated keyboard, analog channel expansion, and direct capacitive touchpanel interface. The comparator action is automatic and the port is read just as any other port.

In addition to the 26 digital I/O lines contained on-board the 8022, a user can obtain additional I/O lines by utilizing the Intel® 8243 I/O expander chip or standard TTL. The 8243 interfaces to 4 port lines of the 8022 (lower half of port 2) and is strobed by the PROG line of the 8022.



I/O EXPANDER INTERFACE

The 8243 contains four 4-bit I/O ports which serve as extensions of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

1. Transfer Accumulator to Port
2. Transfer Port to Accumulator
3. And Accumulator to Port
4. Or Accumulator to Port

A 4-bit transfer from a port to the lower half of the accumulator sets the most significant four bits to zero. Each transfer consists of two 4-bit nibbles. The first contains the "opcodes" and port address, and the second contains the actual 4 bits of data. A high-to-low transition of the PROG line indicates that address is present while a low-to-high transition indicates the presence of data.

TEST AND INTERRUPT INPUTS

In addition to the 24 general purpose I/O lines which comprise ports 0, 1, and 2, the 8022 has two inputs which are testable via conditional jump instructions, T0 and T1. These pins allow inputs to cause program branches without the necessity to load an input port into the accumulator. T0 and T1 have other functions as well.

The Test 0 pin serves as an external interrupt input as well as a testable input. An interrupt sequence is initiated by applying a low "0" level input to the T0 pin when external interrupt is enabled. Interrupt is level triggered and active low to allow "WIRE ORING" of several interrupt sources at the input pin. When an interrupt is detected, it causes a "jump to subroutine" at location 3 in program memory as soon as all other cycles of the current instruction are complete. At this time, the program counter contents are saved in the program counter stack, but the remaining status of the processor is not. Unlike the 8048, the 8022 does not contain a program status word. Thus, when appropriate, the carry and auxiliary carry flags are saved in software, as the accumulator is. The routine shown below saves the accumulator and the carry flags in only four bytes.

Instructions	Bytes	Comments
MOV R6,A	1	;save accumulator
CLR A	1	;clear accumulator
DA A	1	;convert carry flags into sixes
MOV R7,A	1	;save status of carry flags

The end of an interrupt service subroutine is marked by the execution of a Return from Interrupt instruction (RETI). Prior to returning from the interrupt subroutine


however, the status of the accumulator and the carry flags are restored in software. The following routine restores the status of the accumulator and the carry flags, which was previously saved, in five bytes.

Instructions	Bytes	Comments
MOV A,R7	1	:restore carry flags status to
Add A,#0AAH	2	:accumulator and set/clear carry flags
MOV A,R6	1	:restore accumulator
RET	1	:return

The interrupt system is single level in that once an interrupt is detected, all further interrupt requests are ignored until execution of a RETI re-enables the interrupt input logic. This sequence holds true also for an internal interrupt generated by timer overflow. If an external interrupt and an internal timer/counter generated interrupt are detected at the same time, the external source will be recognized. If needed, a second external interrupt can be created by enabling the timer/counter interrupt, loading FFH in the counter (one less than terminal count) and enabling the event counter mode. A low-to-high transition on the T1 input will then cause an interrupt vector to location 7.

The Test 1 pin, in addition to being a testable input, serves two other important functions. It can be used as an input pin to the external event counter, as previously mentioned, and it can be used to detect the zero crossing point of slow moving AC signals. Execution of the STRT CNT instruction puts the T1 pin in the counter input mode by connecting T1 to the counter and enabling the counter. Subsequent low-to-high transitions on T1 will cause the counter to increment. Note that this operation differs from the rest of the MCS-48 devices, which increment the counter on high-to-low transitions. This change was made on the 8022 to take advantage of the accuracy of the rising edge detection on the zero cross circuitry. The maximum rate at which the counter may be incremented is once per three instruction cycles (every 30 μ s when using a 3 MHz crystal) — there is no minimum frequency.

In addition to serving as a testable input and as the counter input, the T1 pin has special circuitry to detect when an AC signal crosses its average DC level. When driven directly, this pin responds as a normal digital input. To utilize the zero cross detection mode, an AC signal of approximately 1–3 VAC p-p magnitude and a maximum frequency of 1 kHz is coupled through an external capacitor (1 μ F) to the T1 pin.



ZERO-CROSS DETECTION

The internal digital state is sensed as a zero until the rising edge crosses the DC average level, when it becomes a one. This is accomplished by the self-biasing high gain amplifier which is included in the T1 input. This circuit biases the T1 input exactly at its switching point, such that a small change will cause a digital transition to occur. This digital transition takes place within 5 degrees of the zero point. The digital value of T1 remains a one until the falling edge of the AC input drops approximately 100 mV below the switching point of the rising edge (100 mV below the zero point, if the digital transition occurred exactly at the zero point). The 100 mV offset is created by hysteresis and eliminates chattering of the internal signal caused by the external noise.

The zero cross detection capability allows the user to make the 60 Hz power signal the basis for this system timing. All timing routines, including time-of-day, can be implemented using the zero cross detection capability of T1 and its conditional jump instructions. In addition, the zero cross detection feature can be used in conjunction with the timer interrupt to interrupt processing at the zero voltage point. This enables the user to control voltage phase sensitive devices such as triacs and SCRs, and to use the 8022 in applications such as shaft speed and angle measurement.

ANALOG TO DIGITAL CONVERTER

The 8022 contains on-chip a complete hardware implementation of an 8-bit analog to digital (A/D) converter with two multiplexed analog inputs. The A/D converter utilizes a successive approximation technique to provide an updated conversion once every four instruction cycles (i.e., once every 40 μ s) with a minimum of required software.

The A/D converter consists of four main parts, the input circuitry, a series string of resistors, a voltage comparator, and the successive approximation logic. The two analog inputs are multiplexed on-chip and selected via software by the SEL AN0 and SEL AN1 instructions. Besides selecting one of the analog inputs, these instructions restart the conversion sequence which operates continuously. Restarting a conversion sequence deletes the conversion in progress but does not effect the result of the previous conversion which is stored in the conversion result register. The continuous operation of the A/D converter saves program space and time by allowing the user obtain multiple readings from a given input with only one select instruction. To obtain a valid conversion reading, the user must provide the analog input signal no later than the beginning of the select instruction cycle. The analog input is then sampled by the A/D converter and maintained internally. This voltage becomes one input to the voltage comparator which amplifies the difference between the analog input and the voltage tap on the series resistor string.

The series resistor string is connected between the A/D reference pin (V_{AREF}) and ground (AV_{SS}). It is comprised of 256 identical resistors which divide the voltage between these two pins into 256 identical voltage steps. This configuration gives the converter its inherent monotonicity. The range of V_{AREF} in which full 8-bit resolution can be provided is between $V_{CC}/2$ and V_{CC} .

PRELIMINARY

Thus, the user is given a minimum voltage range from ground to $V_{CC}/2$ and a maximum range from ground to V_{CC} over which 8-bit resolution is insured.


The voltage tap on the series resistor string is selected by the resistor ladder decoder. This decoder is driven by the 8-bit successive approximation register (SAR). Each bit of the SAR is set in succession MSB to LSB and a voltage comparison between the selected resistor ladder voltage and the analog input voltage is performed after the setting of each bit. The result of each comparison determines whether the particular bit will remain set or be reset. All comparisons are performed automatically by the on-chip A/D hardware. At the end of 8 comparisons the SAR contains a valid digital result which is then latched into the conversion result register (CRR). The RAD instruction (read A/D) loads the conversion result from the CRR to the accumulator of the 8022.

As mentioned previously, the software and time required to perform an A/D conversion is optimized by the 8022's on-chip A/D converter configuration. Typical software for reading two sequential A/D conversions and storing them in data memory is shown below:

First Conversion	SEL AN0	;Starts conversion of AN0 input
	MOV R0,#24	;Set up memory pointer
	50 μ s	RAD
		;First conversion value to accumulator
		4 bytes
Second Conversion	MOV @R0,A	;Store first conversion value
	INC R0	;Increment memory location
	40 μ s	RAD
		;Second conversion value to accumulator
		3 bytes


Note that the second conversion occurs without a second select instruction being used. Rather, the continuous operation of the A/D converter provides an updated digital value 4 instruction cycles after the first.

To insure maximum accuracy from the A/D converter, separate power supply pins (AV_{CC} and AV_{SS}) and a substrate pin (SUBST) have been provided. Supplying the power supply pins with a well filtered and regulated voltage supply minimizes the effect of power supply variance and system noise. The substrate pin should be bypassed to ground through a 500 pF to 0.001 μ F capacitor.



A/D CONVERTER BLOCK DIAGRAM

MCS-48



OPTIONAL C RECOMMENDED

FREQUENCY REFERENCE OPTIONS

OSCILLATOR AND CLOCK

The 8022 contains its own on-board oscillator and clock circuit, requiring only an external timing control element. This control element can be a crystal, inductor, resistor, or clock in. The capacitor normally required in resistor or inductor timing control operation is integrated onto the 8022. All internal time slots are derived from the external element, and all outputs are a function of the oscillator frequency. Pins X1 and X2 are used to input the particular control element. An instruction cycle consists of 10 states, and each state is a time slot of 3 oscillator periods. Therefore, to obtain a 10 μ s instruction cycle, a 3 MHz crystal should be used.

TIMER/COUNTER

An interval timer/counter is available to enable the user to keep track of time elapsed or number of events occurred during normal program execution and flow.

By a MOV T,A instruction, the contents of the accumulator are loaded to the timer. At the STRT T command an internal prescaler is zeroed and thereafter increments once each 30 input clocks (once each single cycle instruction, twice each double cycle instruction). The prescaler is a divide by 32. At the (11111) to (00000) transition the timer is incremented. The timer is 8 bits and an overflow (FFH) to (00H) timer flag is set along with the timer interrupt, if enabled. A conditional branch instruction (JTF) is available for testing this flag, the flag being reset each test. This instruction must also be used to initialize the timer overflow flag after a RESET instruction, as RESET does not perform this function. Total count capacity for the timer is $2^8 \times 2^5 = 8192$ or 81.9 ms at a 10 μ s cycle time. Contents of the timer are moved to the accumulator by the MOV A,T instruction without disturbing the counting process.

The timer may also be used as an event counter. After a STRT CNT command, the 8022 will respond to a low-to-high transition on the Test 1 pin by incrementing the timer. Transitions can occur no faster than once each three instruction cycles.

The timer and event functions are exclusive. Counting or timing may be started or stopped (STOP TCNT) at will.


CPU

The 8022 CPU has arithmetic and logical capability. A wide variety of arithmetic and logic instructions may be exercised, which affect the contents of the accumulator, and/or direct or indirect scratchpad locations. Provisions have been made for simplified BCD arithmetic capability through the use of the DAA, SWAP A, and XCHD instructions. In addition, MOVP A,@A allows table lookup for display formatting and constants. Jump conditions such as zero, not zero refer to the accumulator contents at the time of the condition.

RESET

The 8022 may be used in systems with poorly regulated and noisy power supplies. A useful feature is to sense when the power supply dips and quickly recovers, and do a reset to prevent continued operation with incorrect data. This feature may be implemented on the 8022 by connecting a diode between the RESET node and ground.

Including the diode in the reset circuitry forces a reset to occur if the power supply experiences a very sudden voltage glitch. Specifically, if the power supply drops approximately 1.5V and recovers after at least a few nanoseconds, a reset will occur. Without the diode, a power supply interruption of less than 1 ms will not cause a power-on reset.



POWER ON RESET

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 • (408) 987-8080
Printed in U.S.A./T-244/1078/15K BL

INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description	Bytes	Cycles				
Accumulator	ADD A, R	Add register to A	1	1	Subroutine	CALL addr	Jump to subroutine	2	2				
	ADD A, @R	Add data memory to A	1	1		RET	Return	1	2				
	ADD A, #data	Add immediate to A	2	2		RETR	Return and restore status	1	2				
	ADDC A, R	Add register with carry	1	1		Flags	CLR C	Clear carry	1	1			
	ADDC A, @R	Add data memory with carry	1	1			CPL C	Complement carry	1	1			
	ADDC A, #data	Add immediate with carry	2	2			CLR F0	Clear flag 0	1	1			
	ANL A, R	And register to A	1	1			CPL F0	Complement flag 0	1	1			
	ANL A, @R	And data memory to A	1	1			CLR F1	Clear flag 1	1	1			
	ANL A, #data	And immediate to A	2	2			CPL F1	Complement flag 1	1	1			
	ORL A, R	Or register to A	1	1		Data Moves	MOV A, R	Move register to A	1	1			
	ORL A, @R	Or data memory to A	1	1			MOV A, @R	Move data memory to A	1	1			
	ORL A, #data	Or immediate to A	2	2	MOV A, #data		Move immediate to A	2	2				
	XRL A, R	Exclusive or register to A	1	1	MOV R, A		Move A to register	1	1				
	XRL A, @R	Exclusive or data memory to A	1	1	MOV @R, A		Move A to data memory	1	1				
	XRL A, #data	Exclusive or immediate to A	2	2	MOV R, #data		Move immediate to register	2	2				
	INC A	Increment A	1	1	MOV @R, #data		Move immediate to data memory	2	2				
	DEC A	Decrement A	1	1	MOV A, PSW		Move PSW to A	1	1				
	CLR A	Clear A	1	1	MOV PSW, A		Move A to PSW	1	1				
	CPL A	Complement A	1	1	XCH A, R		Exchange A and register	1	1				
	DA A	Decimal adjust A	1	1	XCH A, @R		Exchange A and data memory	1	1				
	SWAP A	Swap nibbles of A	1	1	XCHD A, @R	Exchange nibble of A and register	1	1					
	RL A	Rotate A left	1	1	MOVX A, @R	Move external data memory to A	1	2					
	RLC A	Rotate A left through carry	1	1	MOVX @R, A	Move A to external data memory	1	2					
	RR A	Rotate A right	1	1	MOVP A, @A	Move to A from current page	1	2					
	RRC A	Rotate A right through carry	1	1	MOVP3 A, @A	Move to A from page 3	1	2					
	Input/Output	IN A, P	Input port to A	1	2	Timer/Counter	MOV A, T	Read timer/counter	1	1			
		OUTL P, A	Output A to port	1	2		MOV T, A	Load timer/counter	1	1			
		ANL P, #data	And immediate to port	2	2		STRT T	Start timer	1	1			
		ORL P, #data	Or immediate to port	2	2		STRT CNT	Start counter	1	1			
		INS A, BUS	Input BUS to A	1	2		STOP TCNT	Stop timer/counter	1	1			
		OUTL BUS, A	Output A to BUS	1	2		EN TCNTI	Enable timer/counter interrupt	1	1			
		ANL BUS, #data	And immediate to BUS	2	2		DIS TCNTI	Disable timer/counter interrupt	1	1			
		ORL BUS, #data	Or immediate to BUS	2	2		Control	EN I	Enable external interrupt	1	1		
		MOVD A, P	Input expander port to A	1	2			DIS I	Disable external interrupt	1	1		
		MOVD P, A	Output A to expander port	1	2			SEL RB0	Select register bank 0	1	1		
		ANLD P, A	And A to expander port	1	2			SEL RB1	Select register bank 1	1	1		
	ORLD P, A	Or A to expander port	1	2	SEL MB0	Select memory bank 0		1	1				
	Registers	INC R	Increment register	1	1	SEL MB1		Select memory bank 1	1	1			
		INC @R	Increment data memory	1	1	ENT0 CLK		Enable clock output on T0	1	1			
		DEC R	Decrement register	1	1	NOP		NOP	No operation	1	1		
		Branch	JMP addr	Jump unconditional	2			2					
			JMPP @A	Jump indirect	1			2					
			DJNZ R, addr	Decrement register and skip	2			2					
			JC addr	Jump on carry = 1	2		2						
JNC addr			Jump on carry = 0	2	2								
J Z addr			Jump on A zero	2	2								
JNZ addr			Jump on A not zero	2	2								
JTO addr			Jump on T0 = 1	2	2								
JNT0 addr	Jump on T0 = 0		2	2									
JT1 addr	Jump on T1 = 1		2	2									
JNT1 addr	Jump on T1 = 0		2	2									
JF0 addr	Jump on F0 = 1		2	2									
JF1 addr	Jump on F1 = 1		2	2									
JTF addr	Jump on timer flag		2	2									
JNI addr	Jump on INT = 0		2	2									
JBB addr	Jump on accumulator bit		2	2									

Mnemonics copyright Intel Corporation 1976

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin With Respect
 to Ground -0.5V to +7V
 Power Dissipation 1.5 Watt


**COMMENT:
 Stresses above those listed under "Absolute Maximum Ratings"
 may cause permanent damage to the device. This is a stress rating
 only and functional operation of the device at these or any other
 conditions above those indicated in the operational sections of this
 specification is not implied.*

D.C. AND OPERATING CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage (All Except $\overline{\text{RESET}}$, X1, X2)	-.5		.8	V	
V_{IL1}	Input Low Voltage ($\overline{\text{RESET}}$, X1, X2)	-.5		.6	V	
V_{IH}	Input High Voltage (All Except XTAL1, XTAL 2, $\overline{\text{RESET}}$)	2.0		V_{CC}	V	
V_{IH1}	Input High Voltage (X1, X2, $\overline{\text{RESET}}$)	3.8		V_{CC}	V	
V_{OL}	Output Low Voltage (BUS)			.45	V	$I_{OL} = 2.0 \text{ mA}$
V_{OL1}	Output Low Voltage ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{PSEN}}$, ALE)			.45	V	$I_{OL} = 1.8 \text{ mA}$
V_{OL2}	Output Low Voltage (PROG)			.45	V	$I_{OL} = 1.0 \text{ mA}$
V_{OL3}	Output Low Voltage (All Other Outputs)			.45	V	$I_{OL} = 1.6 \text{ mA}$
V_{OH}	Output High Voltage (BUS)	2.4			V	$I_{OH} = -400 \mu\text{A}$
V_{OH1}	Output High Voltage ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{PSEN}}$, ALE)	2.4			V	$I_{OH} = -100 \mu\text{A}$
V_{OH2}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -40 \mu\text{A}$
I_{LI}	Input Leakage Current (T1, $\overline{\text{INT}}$)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, $\overline{\text{SS}}$)			-500	μA	$V_{SS} + .45 \leq V_{IN} \leq V_{CC}$
I_{LO}	Output Leakage Current (BUS, TO) (High Impedance State)			± 10	μA	$V_{SS} + .45 \leq V_{IN} \leq V_{CC}$
I_{DD}	V_{DD} Supply Current		5	15	mA	
$I_{DD} + I_{CC}$	Total Supply Current		60	135	mA	

MCS-48


BUS



P1, P2




BUS, P1, P2




WAVEFORMS


Instruction Fetch From External Program Memory



Read From External Data Memory



Write to External Data Memory



Input and Output Waveforms for A.C. Tests



MCS-48

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	8048 8648 8748/8035/8035L		8748-8* 8035-8		Unit	Conditions (Note 1)
		Min.	Max.	Min.	Max.		
t_{LL}	ALE Pulse Width	400		600		ns	
t_{AL}	Address Setup to ALE	120		150		ns	
t_{LA}	Address Hold from ALE	80		80		ns	
t_{CC}	Control Pulse Width (\overline{PSEN} , \overline{RD} , \overline{WR})	700		1500		ns	
t_{DW}	Data Setup before \overline{WR}	500		640		ns	
t_{WD}	Data Hold After \overline{WR}	120		120		ns	$C_L = 20\text{pF}$
t_{CY}	Cycle Time	2.5	15.0	4.17	15.0	μs	6 MHz XTAL = 2.5 (3.6 MHz XTAL for -8)
t_{DR}	Data Hold	0	200	0	200	ns	
t_{RD}	\overline{PSEN} , \overline{RD} to Data In		500		750	ns	
t_{AW}	Address Setup to \overline{WR}	230		260		ns	
t_{AD}	Address Setup to Data In		950		1450	ns	
t_{AFC}	Address Float to \overline{RD} , \overline{PSEN}	0		0		ns	
t_{CA}	Control Pulse to ALE	10		20		ns	

Note 1: Control outputs: $C_L = 80\text{ pF}$ $t_{CY} = 2.5\ \mu\text{s}$ for standard parts
 BUS Outputs: $C_L = 150\text{ pF}$ $= 4.17\ \mu\text{s}$ for -8 parts


* V_{CC} and V_{DD} for 8748-8 and 8035-8 are $\pm 5\%$.

A.C. CHARACTERISTICS (PORT 2 TIMING)


$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{CP}	Port Control Setup Before Falling Edge of PROG	110		ns	
t_{PC}	Port Control Hold After Falling Edge of PROG	100		ns	
t_{PR}	PROG to Time P2 Input Must Be Valid		810	ns	
t_{PF}	Input Data Hold Time	0	150	ns	
t_{DP}	Output Data Setup Time	250		ns	
t_{PD}	Output Data Hold Time	65		ns	
t_{PP}	PROG Pulse Width	1200		ns	
t_{PL}	Port 2 I/O Data Setup	350		ns	
t_{LP}	Port 2 I/O Data Hold	150		ns	

PORT 2 TIMING




CRYSTAL OSCILLATOR MODE




CRYSTAL SERIES RESISTANCE SHOULD BE <75Ω AT 6 MHz; <180Ω AT 3.6 MHz.

DRIVING FROM EXTERNAL SOURCE



BOTH X1 AND X2 SHOULD BE DRIVEN. RESISTORS TO V_{CC} ARE NEEDED TO ENSURE $V_{IH} = 3.8V$ IF TTL CIRCUITRY IS USED. THE MINIMUM HIGH AND THE MINIMUM LOW TIMES ARE 45%.

LC OSCILLATOR MODE



EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

PROGRAMMING, VERIFYING, AND ERASING THE 8748 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
$\overline{\text{Reset}}$	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V_{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- $V_{DD} = 5v$, Clock applied or internal oscillator operating, $\overline{\text{RESET}} = 0v$, TEST 0 = 5v, EA = 5v, BUS and PROG floating.
- Insert 8748 in programming socket
- TEST 0 = 0v (select program mode)
- EA = 23V (activate program mode)
- Address applied to BUS and P20-1
- $\overline{\text{RESET}} = 5v$ (latch address)
- Data applied to BUS
- $V_{DD} = 25v$ (programming power)
- PROG = 0v followed by one 50ms pulse to 23V
- $V_{DD} = 5v$
- TEST 0 = 5v (verify mode)
- Read and verify data on BUS
- TEST 0 = 0v
- $\overline{\text{RESET}} = 0v$ and repeat from step 5
- Programmer should be at conditions of step 1 when 8748 is removed from socket.

AC TIMING SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to $\overline{\text{RESET}}$ †	4tcy			
t _{WA}	Address Hold Time After $\overline{\text{RESET}}$ †	4tcy			
t _{DW}	Data in Setup Time to PROG †	4tcy			
t _{WD}	Data in Hold Time After PROG †	4tcy			
t _{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	4tcy			
t _{VDDW}	V _{DD}	4tcy			
t _{VDDH}	V _{DD} Hold Time After PROG †	0			
t _{PW}	Program Pulse Width	50	60	mS	
t _{TW}	Test 0 Setup Time for Program Mode	4tcy			
t _{WT}	Test 0 Hold Time After Program Mode	4tcy			
t _{DO}	Test 0 to Data Out Delay		4tcy		
t _{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	4tcy			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
t _{CY}	CPU Operation Cycle Time	5.0		μS	
t _{RE}	$\overline{\text{RESET}}$ Setup Time Before EA †,	4tcy			


Note: If Test 0 is high t_{DO} can be triggered by $\overline{\text{RESET}}$ †.

DC SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	24.0	26.0	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V _P L	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	8748
V _{EAH1}	EA1 Verify Voltage High Level	11.4	12.6	V	8048
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
I _{PROG}	PROG High Voltage Supply Current		16.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	

WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



VERIFY MODE (ROM/EPROM)



NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e., ≠23V), OR IF TO = 5V FOR THE 8748. FOR THE 8048 PROG MUST ALWAYS FLOAT.
2. X₁ AND X₂ DRIVEN BY 3 MHz CLOCK WILL GIVE 5μsec t_{CY}. THIS IS ACCEPTABLE FOR -8 PARTS AS WELL AS STANDARD PARTS.

The 8748 EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
2. Universal PROM Programmer (UPP series) peripheral of the Inteltec® Development System with a UPP-848 Personality Card.

Note: See the ROM/PROM section for 8048 ROM ordering procedures. To minimize turnaround time on the first 25 pieces 8648 may be specified on the ROM order.



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

NEW HIGH PERFORMANCE 8049/8039/8039-6 SINGLE COMPONENT 8-BIT MICROCOMPUTER

- *8049 Mask Programmable ROM
- *8039 External ROM or EPROM
- *New 11 MHz Operation

- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Single 5V ± 10% Supply
- 1.36 μsec Cycle; All Instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte
- Pin Compatible with 8048/8748
- 2K × 8 ROM
- 128 × 8 RAM
- 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with MCS Memory and I/O
- Single Level Interrupt

The Intel® 8049/8039/8039-6 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.


The 8049 contains a 2K × 8 program memory, a 128 × 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on board oscillator and clock circuits. For systems that require extra capability, the 8049 can be expanded using standard memories and MCS-80™/MCS-85™ peripherals. The 8039 is the equivalent to an 8049 without program memory. The 8039-6 is a lower speed (6MHz) version of the 8039.

To reduce development problems to a minimum and provide maximum flexibility, two interchangeable pin-compatible versions of this single component microcomputer exist: the 8049 with factory-programmed mask ROM program memory for low-cost high volume production, and the 8039 without program memory for use with external program memories in prototype and preproduction systems.


This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8049 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.

MCS-48


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V _{SS}	20	Circuit GND potential	$\overline{\text{RD}}$	8	Output strobe activated during a BUS read. Can be used to enable data onto the BUS from an external device.
V _{DD}	26	+5V during operation. Low power standby pin.			Used as a Read Strobe to External Data Memory. (Active low)
V _{CC}	40	Main power supply; +5V during operation.	$\overline{\text{RESET}}$	4	Input which is used to initialize the processor. Also used during verification, and power down. (Active low) (Non TTL V _{IH})
PROG	25	Output strobe for 8243 I/O expander.	$\overline{\text{WR}}$	10	Output strobe during a BUS write. (Active low) Used as write strobe to External Data Memory.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	ALE	11	Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
P20-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243	$\overline{\text{PSEN}}$	9	Program Store Enable. This output occurs only during a fetch to external program memory. (Active low)
D0-D7 BUS	12-19	True bidirectional port which can be written or read synchronously using the $\overline{\text{RD}}$, $\overline{\text{WR}}$ strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, $\overline{\text{RD}}$, and $\overline{\text{WR}}$.	$\overline{\text{SS}}$	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction.	EA	7	External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Not TTL Compatible)
$\overline{\text{INT}}$	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)	XTAL2	3	Other side of crystal input.

INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description	Bytes	Cycles		
Accumulator	ADD A, R	Add register to A	1	1	Subroutine	CALL	Jump to subroutine	2	2		
	ADD A, @R	Add data memory to A	1	1		RET	Return	1	2		
	ADD A, #data	Add immediate to A	2	2		RETR	Return and restore status	1	2		
	ADDC A, R	Add register with carry	1	1		Flags	CLR C	Clear Carry	1	1	
	ADDC A, @R	Add data memory with carry	1	1			CPL C	Complement Carry	1	1	
	ADDC A, #data	Add immediate with carry	2	2			CLR F0	Clear Flag 0	1	1	
	ANL A, R	And register to A	1	1			CPL F0	Complement Flag 0	1	1	
	ANL A, @R	And data memory to A	1	1			CLR F1	Clear Flag 1	1	1	
	ANL A, #data	And immediate to A	2	2			CPL F1	Complement Flag 1	1	1	
	ORL A, R	Or register to A	1	1		Data Moves	MOV A, R	Move register to A	1	1	
	ORL A, @R	Or data memory to A	1	1			MOV A, @R	Move data memory to A	1	1	
	ORL A, #data	Or immediate to A	2	2			MOV A, #data	Move immediate to A	2	2	
	XRL A, R	Exclusive Or register to A	1	1			MOV R, A	Move A to register	1	1	
	XRL A, @R	Exclusive or data memory to A	1	1			MOV @R, A	Move A to data memory	1	1	
	XRL A, #data	Exclusive or immediate to A	2	2			MOV R, #data	Move immediate to register	2	2	
	INC A	Increment A	1	1			MOV @R, #data	Move immediate to data memory	2	2	
	DEC A	Decrement A	1	1			Move A, PSW	Move PSW to A	1	1	
	CLR A	Clear A	1	1			MOV PSW, A	Move A to PSW	1	1	
	CPL A	Complement A	1	1			XCH A, R	Exchange A and register	1	1	
	DA A	Decimal Adjust A	1	1			XCH A, @R	Exchange A and data memory	1	1	
	SWAP A	Swap nibbles of A	1	1			XCHD A, @R	Exchange nibble of A and register	1	1	
	RL A	Rotate A left	1	1		MOVX A, @R	Move external data memory to A	1	2		
	RLC A	Rotate A left through carry	1	1		MOVX @R, A	Move A to external data memory	1	2		
	RR A	Rotate A right	1	1		MOVP A, @A	Move to A from current page	1	2		
	RRC A	Rotate A right through carry	1	1		MOVP3 A, @A	Move to A from Page 3	1	2		
	Input/Output	IN A, P	Input port to A	1		2	Timer/Counter	MOV A, T	Read Timer/Counter	1	1
		OUTL P, A	Output A to port	1		2		MOV T, A	Load Timer/Counter	1	1
		ANL P, #data	And immediate to port	2		2		STRT T	Start Timer	1	1
		ORL P, #data	Or immediate to port	2		2		STRT CNT	Start Counter	1	1
		INS A, BUS	Input BUS to A	1		2		STOP TCNT	Stop Timer/Counter	1	1
		OUTL BUS, A	Output A to BUS	1		2		EN TCNTI	Enable Timer/Counter Interrupt	1	1
		ANL BUS, #data	And immediate to BUS	2		2		DIS TCNTI	Disable Timer/Counter Interrupt	1	1
ORL BUS, #data		Or immediate to BUS	2	2	Control	EN I		Enable external interrupt	1	1	
MOVD A, P		Input Expander port to A	1	2		DIS I	Disable external interrupt	1	1		
MOVD P, A		Output A to Expander port	1	2		SEL RB0	Select register bank 0	1	1		
ANLD P, A	And A to Expander port	1	2	SEL RB1		Select register bank 1	1	1			
ORLD P, A	Or A to Expander port	1	2	SEL MB0		Select memory bank 0	1	1			
				SEL MB1		Select memory bank 1	1	1			
Registers	INC R	Increment register	1	1	ENT0 CLK	Enable Clock output on T0	1	1			
	INC @R	Increment data memory	1	1	Branch	NOP	No Operation	1	1		
	DEC R	Decrement register	1	1		JMP addr	Jump unconditional	2	2		
						JMPP @A	Jump indirect	1	2		
						DJNZ R, addr	Decrement register and skip	2	2		
						JC addr	Jump on Carry = 1	2	2		
						JNC addr	Jump on Carry = 0	2	2		
						JZ addr	Jump on A Zero	2	2		
						JNZ addr	Jump on A not Zero	2	2		
						JT0 addr	Jump on T0 = 1	2	2		
						JNT0 addr	Jump on T0 = 0	2	2		
						JT1 addr	Jump on T1 = 1	2	2		
						JNT1 addr	Jump on T1 = 0	2	2		
						JF0 addr	Jump on F0 = 1	2	2		
						JF1 addr	Jump on F1 = 1	2	2		
						JTF addr	Jump on timer flag	2	2		
				JNI addr		Jump on INT = 0	2	2			
				JBb addr	Jump on Accumulator Bit	2	2				

Mnemonics copyright Intel Corporation 1976, 1977, 1978

PRELIMINARY
 Notice: This is not a final specification. Specific parameter limits are subject to change. Some

PRELIMINARY
Notice: This document contains preliminary information. Some parameters are subject to change without notice. Some

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin With
 Respect to Ground -0.5V to +7V
 Power Dissipation 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage	-0.5		0.8	V	
V_{IH}	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0		V_{CC}	V	
V_{IH1}	Input High Voltage (RESET, X1, X2)	3.8		V_{CC}	V	
V_{OL}	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			0.45	V	$I_{OL} = 2.0\text{mA}$
V_{OL1}	Output Low Voltage (All Other Outputs Except PROG)			0.45	V	$I_{OL} = 1.6\text{mA}$
V_{OL2}	Output Low Voltage (PROG)			0.45	V	$I_{OL} = 1.0\text{mA}$
V_{OH}	Output High Voltage (BUS, RD, WR, PSEN, ALE)	2.4			V	$I_{OH} = -100\mu\text{A}$
V_{OH1}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -50\mu\text{A}$
I_{IL}	Input Leakage Current (T1, INT)			± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{OL}	Output Leakage Current (Bus, T0) (High Impedance State)			± 10	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{DD}	Power Down Supply Current		25	50	mA	$T_A = 25^\circ\text{C}$
$I_{DD} + I_{CC}$	Total Supply Current		100	170	mA	$T_A = 25^\circ\text{C}$

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	8049/8039 (Note 1)		8039-6		Unit	Conditions (Note 2)
		Min.	Max.	Min.	Max.		
t_{LL}	ALE Pulse Width	150		400		ns	
t_{AL}	Address Setup to ALE	70		150		ns	
t_{LA}	Address Hold from ALE	50		80		ns	
t_{CC}	Control Pulse Width (PSEN, RD, WR)	300		700		ns	
t_{DW}	Data Set-Up Before WR	250		500		ns	
t_{WD}	Data Hold After WR	40		120		ns	$C_L = 20\text{pF}$
t_{CY}	Cycle Time	1.36	15.0	2.5	15.0	μs	11MHz XTAL (6MHz XTAL for -6)
t_{DR}	Data Hold	0	100	0	200	ns	
t_{RD}	PSEN, RD to Data In		200		500	ns	
t_{AW}	Address Setup to WR	200		230		ns	
t_{AD}	Address Setup to Data In		400		950	ns	
t_{AFC}	Address Float to RD, PSEN	-10		0		ns	


Notes: 1. 8039-6 specifications are also valid for 8049/8039 operating at 6MHz.

2. Control Outputs: $C_L = 80\text{pF}$
 BUS Outputs: $C_L = 150\text{pF}$


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

WAVEFORMS


INSTRUCTION FETCH FROM EXTERNAL PROGRAM MEMORY



READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL DATA MEMORY



MCS-48



8243 MCS-48™ INPUT/OUTPUT EXPANDER


- Low Cost
- Simple Interface to MCS-48™ Micro-computers
- Four 4-Bit I/O Ports
- AND and OR Directly to Ports
- 24-Pin DIP
- Single 5V Supply
- High Output Drive
- Direct Extension of Resident 8048 I/O Ports

The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48™ family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.


The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-48

PIN DESCRIPTION

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transition on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-23.
\overline{CS}	6	Chip Select Input. A high on CS inhibits any change of output or internal status.
P20-P23	11-8	Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.
GND	12	0 volt supply.
P40-P43	2-5	Four (4) bit bi-directional I/O ports. May be programmed to be input (during read), low impedance latched output (after write) or a tri-state (after read). Data on pins P20-23 may be directly written, ANDed or ORed with previous data.
P50-P53	1,23-21	
P60-P63	20-17	
P70-P73	13-16	
V _{CC}	24	+5 volt supply.

FUNCTIONAL DESCRIPTION

General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the "op code" and port address and the second containing the actual 4-bits of data.

A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

Power On Initialization

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if V_{CC} drops below 1V.

P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi, A takes new data AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputted. The old data remains latched until new valid outputs are entered.

Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias.	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground.	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5		0.8	V	
V_{IH}	Input High Voltage	2.0		$V_{CC}+0.5$	V	
V_{OL1}	Output Low Voltage Ports 4-7			0.45	V	$I_{OL} = 5\text{ mA}^*$
V_{OL2}	Output Low Voltage Port 7			1	V	$I_{OL} = 20\text{ mA}$
V_{OH1}	Output High Voltage Ports 4-7	2.4			V	$I_{OH} = 240\mu\text{A}$
I_{IL1}	Input Leakage Ports 4-7	-10		20	μA	$V_{in} = V_{CC}$ to 0V
I_{IL2}	Input Leakage Port 2, CS, PROG	-10		10	μA	$V_{in} = V_{CC}$ to 0V
V_{OL3}	Output Low Voltage Port 2			.45	V	$I_{OL} = 0.6\text{ mA}$
I_{CC}	V_{CC} Supply Current		10	20	mA	
V_{OH2}	Output Voltage Port 2	2.4				$I_{OH} = 100\mu\text{A}$
I_{OL}	Sum of all I_{OL} from 16 Outputs			80	mA	5 mA Each Pin


*See following graph for additional sink current capability


A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t_A	Code Valid Before PROG	100		ns	80 pF Load
t_B	Code Valid After PROG	60		ns	20 pF Load
t_C	Data Valid Before PROG	200		ns	80 pF Load
t_D	Data Valid After PROG	20		ns	20 pF Load
t_H	Floating After PROG	0	150	ns	20 pF Load
t_K	PROG Negative Pulse Width	700		ns	
t_{CS}	CS Valid Before/After PROG	50		ns	
t_{PO}	Ports 4-7 Valid After PROG		700	ns	100 pF Load
t_{LP1}	Ports 4-7 Valid Before/After PROG	100		ns	
t_{ACC}	Port 2 Valid After PROG		650	ns	80 pF Load

WAVEFORMS





Sink Capability

The 8243 can sink 5 mA@.45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA@.45V (if any lines are to sink 9 mA the total I_{OL} must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

$$I_{OL} = 5 \times 1.6 \text{ mA} = 8 \text{ mA}$$

$$\epsilon I_{OL} = 60 \text{ mA from curve}$$

$$\# \text{ pins} = 60 \text{ mA} \div 8 \text{ mA/pin} = 7.5 = 7$$

In this case, 7 lines can sink 8 mA for a total of 56 mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

2 loads — 20 mA@1V (port 7 only)
8 loads — 4 mA@.45V
6 loads — 3.2 mA@.45V
Is this within the specified limits?


$$\epsilon I_{OL} = (2 \times 20) + (8 \times 4) + (6 \times 3.2) = 91.2 \text{ mA.}$$

From the curve: for $I_{OL} = 4 \text{ mA}$, $\epsilon I_{OL} \approx 93 \text{ mA}$ since $91.2 \text{ mA} < 93 \text{ mA}$ the loads are within specified limits.



Although the 20 mA@1V loads are used in calculating ϵI_{OL} , it is the largest current required@.45V which determines the maximum allowable ϵI_{OL} .

Note: A 10 to 50K Ω pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.

EXPANDER INTERFACE




OUTPUT EXPANDER TIMING



USING MULTIPLE 8243's

MCS-48



MCS-80/85™
Microprocessors 9

PIN DESCRIPTION




Figure 1. Pin Configuration

D₀-D₇

BI-DIRECTIONAL DATA BUS. All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

READY

READY input. This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

SYNC

SYNC output. Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.

 ϕ_1, ϕ_2

Two phase clock inputs.

S₀, S₁, S₂

MACHINE STATE OUTPUTS. The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals S₀, S₁, and S₂, along with SYNC inform the peripheral circuitry of the state of the processor.


V_{CC} +5V ±5%

V_{DD} -9V ±5%

INSTRUCTION SET

Data and Instruction Formats

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

<p>One Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">OP CODE</td> </tr> </table> <p>Two Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">OP CODE</td> </tr> <tr> <td style="padding: 2px;">D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">OPERAND</td> </tr> </table> <p>Three Byte Instructions</p> <table border="1" style="margin-left: 20px;"> <tr> <td style="padding: 2px;">D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">OP CODE</td> </tr> <tr> <td style="padding: 2px;">D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">LOW ADDRESS</td> </tr> <tr> <td style="padding: 2px;">X X D₅ D₄ D₃ D₂ D₁ D₀</td> <td style="padding-left: 10px;">HIGH ADDRESS*</td> </tr> </table>	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OPERAND	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	LOW ADDRESS	X X D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	HIGH ADDRESS*	<p>TYPICAL INSTRUCTIONS</p> <p>Register to register, memory reference, I/O arithmetic or logical, rotate or return instructions</p> <p>Immediate mode instructions</p> <p>JUMP or CALL instructions</p> <p>*For the third byte of this instruction, D₆ and D₇ are "don't care" bits.</p>
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE												
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE												
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OPERAND												
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	OP CODE												
D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	LOW ADDRESS												
X X D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	HIGH ADDRESS*												

For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the carry.

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE						DESCRIPTION OF OPERATION
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂ D ₁ D ₀	
(1) MOV r ₁ , r ₂	(5)	1	1	D	D	D	S S S	Load index register r ₁ with the content of index register r ₂ .
(2) MOV r, M	(8)	1	1	D	D	D	1 1 1	Load index register r with the content of memory register M.
MOV M, r	(7)	1	1	1	1	1	S S S	Load memory register M with the content of index register r.
(3) MVI r	(8)	0	0	D	D	D	1 1 0	Load index register r with data B . . . B.
MVI M	(9)	0	0	1	1	1	1 1 0	Load memory register M with data B . . . B.
INR r	(5)	0	0	D	D	D	0 0 0	Increment the content of index register r (r ≠ A).
DCR r	(5)	0	0	D	D	D	0 0 1	Decrement the content of index register r (r ≠ A).

Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADD r	(5)	1	0	0	0	0	S S S	Add the content of index register r, memory register M, or data B . . . B to the accumulator. An overflow (carry) sets the carry flip-flop.
ADD M	(8)	1	0	0	0	0	1 1 1	
ADI	(8)	0	0	0	0	0	1 0 0	Add the content of index register r, memory register M, or data B . . . B from the accumulator with carry. An overflow (carry) sets the carry flip-flop.
ADC r	(5)	1	0	0	0	1	S S S	
ADC M	(8)	1	0	0	0	1	1 1 1	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator. An underflow (borrow) sets the carry flip-flop.
ACI	(8)	0	0	0	0	1	1 0 0	
SUB r	(5)	1	0	0	1	0	S S S	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
SUB M	(8)	1	0	0	1	0	1 1 1	
SUI	(8)	0	0	0	1	0	1 0 0	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
SBB r	(5)	1	0	0	1	1	S S S	
SBB M	(8)	1	0	0	1	1	1 1 1	Subtract the content of index register r, memory register M, or data B . . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop.
SBI	(8)	0	0	0	1	1	1 0 0	

MCS-80/85

MNEMONIC	MINIMUM STATES REQUIRED	INSTRUCTION CODE						DESCRIPTION OF OPERATION		
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂		D ₁	D ₀
ANA r	(5)	1	0	1	0	0	S	S	S	Compute the logical AND of the content of index register r, memory register M, or data B . . . B with the accumulator.
ANA M	(8)	1	0	1	0	0	1	1	1	
ANI	(8)	0	0	1	0	0	1	0	0	Compute the EXCLUSIVE OR of the content of index register r, memory register M, or data B . . . B with the accumulator.
XRA r	(5)	1	0	1	0	1	S	S	S	
XRA M	(8)	1	0	1	0	1	1	1	1	Compute the INCLUSIVE OR of the content of index register r, memory register m, or data B . . . B with the accumulator.
XRI	(8)	0	0	1	0	1	1	0	0	
ORA r	(5)	1	0	1	1	0	S	S	S	Compare the content of index register r, memory register M, or data B . . . B with the accumulator. The content of the accumulator is unchanged.
ORA M	(8)	1	0	1	1	0	1	1	1	
ORI	(8)	0	0	1	1	0	1	0	0	Compare the content of index register r, memory register M, or data B . . . B with the accumulator. The content of the accumulator is unchanged.
CMP r	(5)	1	0	1	1	1	S	S	S	
CMP M	(8)	1	0	1	1	1	1	1	1	Compare the content of index register r, memory register M, or data B . . . B with the accumulator. The content of the accumulator is unchanged.
CPI	(8)	0	0	1	1	1	1	0	0	
RLC	(5)	0	0	0	0	0	0	1	0	Rotate the content of the accumulator left.
RRC	(5)	0	0	0	0	1	0	1	0	Rotate the content of the accumulator right.
RAL	(5)	0	0	0	1	0	0	1	0	Rotate the content of the accumulator left through the carry.
RAR	(5)	0	0	0	1	1	0	1	0	Rotate the content of the accumulator right through the carry.

Program Counter and Stack Control Instructions

(4) JMP	(11)	0	1	X	X	X	1	0	0	Unconditionally jump to memory address B ₃ . . . B ₃ B ₂ . . . B ₂ .
(5) JNC, JNZ, JP, JPO	(9 or 11)	0	1	0	C ₄	C ₃	0	0	0	Jump to memory address B ₃ . . . B ₃ B ₂ . . . B ₂ if the condition flip-flop is false. Otherwise, execute the next instruction in sequence.
JC, JZ, JM, JPE	(9 or 11)	0	1	1	C ₄	C ₃	0	0	0	Jump to memory address B ₃ . . . B ₃ B ₂ . . . B ₂ if the condition flip-flop is true. Otherwise, execute the next instruction in sequence.
CALL	(11)	0	1	X	X	X	1	1	0	Unconditionally call the subroutine at memory address B ₃ . . . B ₃ B ₂ . . . B ₂ . Save the current address (up one level in the stack).
CNC, CNZ, CP, CPO	(9 or 11)	0	1	0	C ₄	C ₃	0	1	0	Call the subroutine at memory address B ₃ . . . B ₃ B ₂ . . . B ₂ if the condition flip-flop is false, and save the current address (up one level in the stack.) Otherwise, execute the next instruction in sequence.
CC, CZ, CM, CPE	(9 or 11)	0	1	1	C ₄	C ₃	0	1	0	Call the subroutine at memory address B ₃ . . . B ₃ B ₂ . . . B ₂ if the condition flip-flop is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence.
RET	(5)	0	0	X	X	X	1	1	1	Unconditionally return (down one level in the stack).
RNC, RNZ, RP, RPO	(3 or 5)	0	0	0	C ₄	C ₃	0	1	1	Return (down one level in the stack) if the condition flip-flop is false. Otherwise, execute the next instruction in sequence.
RC, RZ, RM, RPE	(3 or 5)	0	0	1	C ₄	C ₃	0	1	1	Return (down one level in the stack) if the condition flip-flop is true. Otherwise, execute the next instruction in sequence.
RST	(5)	0	0	A	A	A	1	0	1	Call the subroutine at memory address AAA000 (up one level in the stack).

Input/Output Instructions

IN	(8)	0	1	0	0	M	M	M	1	Read the content of the selected input port (MMM) into the accumulator.
OUT	(6)	0	1	R	R	M	M	M	1	Write the content of the accumulator into the selected output port (RRMMM, RR / 00).

Machine Instruction

HLT	(4)	0	0	0	0	0	0	0	X	Enter the STOPPED state and remain there until interrupted.
	(4)	1	1	1	1	1	1	1	1	

NOTES:

- SSS = Source Index Register } These registers, r_i, are designated A(accumulator-000),
DDD = Destination Index Register } B(001), C(010), D(011), E(100), H(101), L(110).
- Memory registers are addressed by the contents of registers H & L.
- Additional bytes of instruction are designated by BBBBBBBB.
- X = "Don't Care".
- Flag flip-flops are defined by C₄C₃: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), parity (11-parity is even).

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect to V _{CC}	+0.5 to -20V
Power Dissipation	1.0 W @ 25°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

D.C. AND OPERATING CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = +5V ± 5%, V_{DD} = -9V ± 5% unless otherwise specified. Logic "1" is defined as the more positive level (V_{IH}, V_{OH}). "0" is defined as the more negative level (V_{IL}, V_{OL}).

SYMBOL	PARAMETER	LIMITS			UNIT	TEST CONDITIONS
		MIN.	TYP.	MAX.		
I _{DD}	AVERAGE SUPPLY CURRENT - OUTPUTS LOADED*		30	60	mA	T _A = 25°C
I _{LI}	INPUT LEAKAGE CURRENT			10	μA	V _{IN} = 0V
V _{IL}	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	V _{DD}		V _{CC} -4.2	V	
V _{IH}	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V _{CC} -1.5		V _{CC} +0.3	V	
V _{OL}	OUTPUT LOW VOLTAGE			0.4	V	I _{OL} = 0.44mA C _L = 200 pF
V _{OH}	OUTPUT HIGH VOLTAGE	V _{CC} -1.5			V	I _{OH} = 0.2mA

*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at V_{OL} = 0.4V, I_{OL} = 0.44mA on each output.

A.C. CHARACTERISTICS


T_A = 0°C to 70°C; V_{CC} = +5V ± 5%, V_{DD} = -9V ± 5%. All measurements are referenced to 1.5V levels.

SYMBOL	PARAMETER	8008		8008-1		UNIT	TEST CONDITIONS
		LIMITS		LIMITS			
		MIN.	MAX.	MIN.	MAX.		
t _{CY}	CLOCK PERIOD	2	3	1.25	3	μs	t _R , t _F = 50ns
t _R , t _F	CLOCK RISE AND FALL TIMES		50		50	ns	
t _{φ1}	PULSE WIDTH OF φ ₁	.70		.35		μs	
t _{φ2}	PULSE WIDTH OF φ ₂	.55		.35		μs	
t _{D1}	CLOCK DELAY FROM FALLING EDGE OF φ ₁ TO FALLING EDGE OF φ ₂	.90	1.1		1.1	μs	
t _{D2}	CLOCK DELAY FROM φ ₂ TO φ ₁	.40		.35		μs	
t _{D3}	CLOCK DELAY FROM φ ₁ TO φ ₂	.20		.20		μs	
t _{DD}	DATA OUT DELAY		1.0		1.0	μs	C _L = 100 pF
t _{OH}	HOLD TIME FOR DATA BUS OUT	.10		.10		μs	
t _{IH}	HOLD TIME FOR DATA IN	(1)		(1)		μs	
t _{SD}	SYNC OUT DELAY		.70		.70	μs	C _L = 100 pF
t _{S1}	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T11) (2)		1.1		1.1	μs	C _L = 100 pF
t _{S2}	STATE OUT DELAY (STATES T1 AND T11)		1.0		1.0	μs	C _L = 100 pF
t _{RW}	PULSE WIDTH OF READY DURING φ ₂₂ TO ENTER T3 STATE	.35		.35		μs	
t _{RD}	READY DELAY TO ENTER WAIT STATE	.20		.20		μs	

(1) t_{IH} MIN ≥ t_{SD}

(2) If the INTERRUPT is not used, all states have the same output delay, t_{S1}.


TIMING DIAGRAM




- Notes: 1. READY line must be at "0" prior to ϕ_{22} of T_2 to guarantee entry into the WAIT state.
 2. INTERRUPT line must not change levels within 200ns (max.) of falling edge of ϕ_1 .

TYPICAL D.C. CHARACTERISTICS


POWER SUPPLY CURRENT VS. TEMPERATURE



OUTPUT SINKING CURRENT VS. TEMPERATURE




OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



TYPICAL A.C. CHARACTERISTICS

DATA OUT DELAY VS. OUTPUT LOAD CAPACITANCE



CAPACITANCE $f = 1MHz$; $T_A = 25^\circ C$; Unmeasured Pins Grounded

SYMBOL	TEST	LIMIT (pF)	
		TYP.	MAX.
C_{IN}	INPUT CAPACITANCE	5	10
C_{DB}	DATA BUS I/O CAPACITANCE	5	10
C_{OUT}	OUTPUT CAPACITANCE	5	10

MOS-80785



8080A/8080A-1/8080A-2

8-BIT N-CANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel® 8080.

- **TTL Drive Capability**
- **2 μs (- 1:1.3 μs , - 2:1.5 μs) Instruction Cycle**
- **Powerful Problem Solving Instruction Set**
- **6 General Purpose Registers and an Accumulator**
- **16-Bit Program Counter for Directly Addressing up to 64K Bytes of Memory**
- **16-Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment**
- **Decimal, Binary, and Double Precision Arithmetic**
- **Ability to Provide Priority Vectored Interrupts**
- **512 Directly Addressed I/O Ports**


The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The 8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter, and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.

8080A CPU FUNCTIONAL BLOCK DIAGRAM



MCS-80/85

PIN DESCRIPTION

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

A₁₅-A₀ (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices. A₀ is the least significant address bit.

D₇-D₀ (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle. D₀ is the least significant bit.

SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

READY (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

\overline{WR} (output)

WRITE; the \overline{WR} signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the \overline{WR} signal is active low ($\overline{WR} = 0$).

HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- the CPU is in the HALT state.
 - the CPU is in the T₂ or T_W state and the READY signal is active.
- As a result of entering the HOLD state the CPU ADDRESS BUS (A₁₅-A₀) and DATA BUS (D₇-D₀) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.

HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus




Figure 1. Pin Configuration

will go to the high impedance state. The HLDA signal begins at:

- T₃ for READ memory or input.
- The Clock Period following T₃ for WRITE memory or OUTPUT operation.

In either case, the HLDA signal appears after the rising edge of ϕ_1 and high impedance occurs after the rising edge of ϕ_2 .

INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T₁ of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

- V_{SS} Ground Reference.
- V_{DD} +12 ± 5% Volts.
- V_{CC} +5 ± 5% Volts.
- V_{BB} -5 ± 5% Volts (substrate bias).
- ϕ_1, ϕ_2 2 externally supplied clock phases. (non TTL compatible)

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +70° C
 Storage Temperature -65°C to +150°C
 All Input or Output Voltages
 With Respect to V_{BB} -0.3V to +20V
 V_{CC}, V_{DD} and V_{SS} With Respect to V_{BB} -0.3V to +20V
 Power Dissipation 1.5W

**COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS

T_A = 0°C to 70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	} I _{OL} = 1.9mA on all outputs, I _{OH} = -150µA. } Operation T _{CY} = .48 µsec
V _{IHC}	Clock Input High Voltage	9.0		V _{DD} +1	V	
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	
V _{IH}	Input High Voltage	3.3		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	
V _{OH}	Output High Voltage	3.7			V	
I _{DD (AV)}	Avg. Power Supply Current (V _{DD})		40	70	mA	
I _{CC (AV)}	Avg. Power Supply Current (V _{CC})		60	80	mA	
I _{BB (AV)}	Avg. Power Supply Current (V _{BB})		.01	1	mA	
I _{IL}	Input Leakage			±10	µA	
I _{CL}	Clock Leakage			±10	µA	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
I _{DL [2]}	Data Bus Leakage in Input Mode			-100 -2.0	µA mA	V _{SS} ≤ V _{IN} ≤ V _{SS} + 0.8V V _{SS} + 0.8V ≤ V _{IN} ≤ V _{CC}
I _{FL}	Address and Data Bus Leakage During HOLD			+10 -100	µA	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V

CAPACITANCE

T_A = 25°C V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V

Symbol	Parameter	Typ.	Max.	Unit	Test Condition
C _φ	Clock Capacitance	17	25	pf	f _c = 1 MHz
C _{IN}	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

NOTES:

1. The RESET signal must be active for a minimum of 3 clock cycles.
2. When DBIN is high and V_{IN} > V_{IH} an internal active pull up will be switched onto the Data Bus.
3. ΔI supply / ΔT_A = -0.45%/°C.




Figure 2. Typical Supply Current vs. Temperature, Normalized^[3]




Figure 3. Data Bus Characteristic During DBIN

MCS-80/85

Summary of Processor Instructions (Cont.)

Mnemonic	Description	Instruction Code(1)								Clock(2)
		D7	D6	D5	D4	D3	D2	D1	D0	
SUBTRACT										
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
LOGICAL										
ANA r	And register with A	1	0	1	0	0	S	S	S	4
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS										
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
INPUT/OUTPUT										
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
CONTROL										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable Interrupt	1	1	1	1	0	0	1	1	4
NOP	No-operation	0	0	0	0	0	0	0	0	4
HLT	Halt	0	1	1	1	0	1	1	0	7

NOTES: 1. DDD or SSS: B=000, C=001, D=010, E=011, H=100, L=101, Memory=110, A=111.

2. Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.

*All mnemonics copyright
© Intel Corporation 1977



8224

CLOCK GENERATOR AND DRIVER FOR 8080A CPU


- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The Intel® 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
phi_1	8080 CLOCKS
phi_2	

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
phi_2 (TTL)	phi_2 CLK (TTL LEVEL)
VCC	+5V
VDD	+12V
GND	0V

MCS-80/85

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to 150°C
Supply Voltage, V_{CC}	-0.5V to +7V
Supply Voltage, V_{DD}	-0.5V to +13.5V
Input Voltage	-1.5V to +7V
Output Current100mA

**COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = +5.0\text{V} \pm 5\%$; $V_{DD} = +12\text{V} \pm 5\%$.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Current Loading			-0.25	mA	$V_F = .45\text{V}$
I_R	Input Leakage Current			10	μA	$V_R = 5.25\text{V}$
V_C	Input Forward Clamp Voltage			1.0	V	$I_C = -5\text{mA}$
V_{IL}	Input "Low" Voltage			.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input "High" Voltage	2.6 2.0			V	Reset Input All Other Inputs
$V_{IH}-V_{IL}$	RESIN Input Hysteresis	.25			V	$V_{CC} = 5.0\text{V}$
V_{OL}	Output "Low" Voltage			.45	V	(ϕ_1, ϕ_2) , Ready, Reset, $\overline{\text{STSTB}}$ $I_{OL} = 2.5\text{mA}$ All Other Outputs $I_{OL} = 15\text{mA}$
				.45	V	
V_{OH}	Output "High" Voltage				V	$I_{OH} = -100\mu\text{A}$ $I_{OH} = -100\mu\text{A}$ $I_{OH} = -1\text{mA}$
	ϕ_1, ϕ_2	9.4			V	
	READY, RESET All Other Outputs	3.6 2.4			V	
$I_{SC}^{[1]}$	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	$V_O = 0\text{V}$ $V_{CC} = 5.0\text{V}$
I_{CC}	Power Supply Current			115	mA	
I_{DD}	Power Supply Current			12	mA	

Note: 1. Caution, ϕ_1 and ϕ_2 output drivers do not have short circuit protection

Crystal Requirements

Tolerance: 0.005% at 0°C - 70°C
 Resonance: Series (Fundamental)*
 Load Capacitance: 20-35 pF
 Equivalent Resistance: 75-20 ohms
 Power Dissipation (Min): 4 mW


*With tank circuit use 3rd overtone mode.

A.C. CHARACTERISTICS


 $V_{CC} = +5.0V \pm 5\%$; $V_{DD} = +12.0V \pm 5\%$; $T_A = 0^\circ C$ to $70^\circ C$

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	$\frac{2tcy}{9} - 20ns$			ns	$C_L = 20pF$ to $50pF$
$t_{\phi 2}$	ϕ_2 Pulse Width	$\frac{5tcy}{9} - 35ns$				
t_{D1}	ϕ_1 to ϕ_2 Delay	0				
t_{D2}	ϕ_2 to ϕ_1 Delay	$\frac{2tcy}{9} - 14ns$				
t_{D3}	ϕ_1 to ϕ_2 Delay	$\frac{2tcy}{9}$		$\frac{2tcy}{9} + 20ns$		
t_R	ϕ_1 and ϕ_2 Rise Time			20		
t_F	ϕ_1 and ϕ_2 Fall Time			20		
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	ϕ_2 TTL, $C_L=30$ $R_1=300\Omega$ $R_2=600\Omega$
t_{DSS}	ϕ_2 to \overline{STSTB} Delay	$\frac{6tcy}{9} - 30ns$		$\frac{6tcy}{9}$		
t_{PW}	\overline{STSTB} Pulse Width	$\frac{tcy}{9} - 15ns$				\overline{STSTB} , $C_L=15pF$ $R_1 = 2K$ $R_2 = 4K$
t_{DRS}	RDYIN Setup Time to Status Strobe	$50ns - \frac{4tcy}{9}$				
t_{DRH}	RDYIN Hold Time After \overline{STSTB}	$\frac{4tcy}{9}$				
t_{DR}	RDYIN or RESIN to ϕ_2 Delay	$\frac{4tcy}{9} - 25ns$				Ready & Reset $C_L=10pF$ $R_1=2K$ $R_2=4K$
t_{CLK}	CLK Period		$\frac{tcy}{9}$			
f_{max}	Maximum Oscillating Frequency			27	MHz	
C_{in}	Input Capacitance			8	pF	$V_{CC}=+5.0V$ $V_{DD}=+12V$ $V_{BIAS}=2.5V$ $f=1MHz$

MCS-80/85



WAVEFORMS



VOLTAGE MEASUREMENT POINTS: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

EXAMPLE:

A.C. CHARACTERISTICS (For $t_{CY} = 488.28$ ns)

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{DD} = +5\text{V} \pm 5\%$; $V_{DD} = +12\text{V} \pm 5\%$.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	89			ns	$t_{CY}=488.28\text{ns}$ ϕ_1 & ϕ_2 Loaded to $C_L = 20$ to 50pF
$t_{\phi 2}$	ϕ_2 Pulse Width	236			ns	
t_{D1}	Delay ϕ_1 to ϕ_2	0			ns	
t_{D2}	Delay ϕ_2 to ϕ_1	95			ns	
t_{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		129	ns	
t_r	Output Rise Time			20	ns	
t_f	Output Fall Time			20	ns	
t_{DSS}	ϕ_2 to $\overline{\text{STSTB}}$ Delay	296		326	ns	
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	
t_{PW}	Status Strobe Pulse Width	40			ns	Ready & Reset Loaded to $2\text{mA}/10\text{pF}$ All measurements referenced to 1.5V unless specified otherwise.
t_{DRS}	RDYIN Setup Time to $\overline{\text{STSTB}}$	-167			ns	
t_{DRH}	RDYIN Hold Time after $\overline{\text{STSTB}}$	217			ns	
t_{DR}	READY or RESET to ϕ_2 Delay	192			ns	
f_{MAX}	Oscillator Frequency			18.432	MHz	




8801 CLOCK GENERATOR CRYSTAL FOR 8224/8080A


- Specifically Selected for Intel® 8224
- 18.432 MHz for 1.95 μ s 8080A Cycle
- Simple Generation of all Standard Communication Baud Rates
- Frequency Deviation $\pm 0.005\%$
- Fundamental Frequency Mode
- 0°C to 70°C Operating Temperature

The Intel® 8801 is a quartz crystal specifically selected to operate with the 8224 clock generator and the 8080A CPU. It resonates in the fundamental frequency mode at 18.432 MHz. This frequency allows the 8080A at full speed ($T_{CY} = 488$ ns) to have a cycle of 1.95 μ s and also simplifies the generation of all standard communication baud rates. The 8801 crystal is exactly matched to the requirements of the 8080A/8224 and provides both high performance and system flexibility for the microcomputer designer.

8801 INTERFACE



PACKAGING INFORMATION



MCS-80/85

APPLICATIONS

The selection of 18.432 MHz provides the 8080A with clocks whose period is 488ns. This allows the 8080A to operate at very close to its maximum specified speed (480 ns). The 8224, when used with the 8801, outputs a signal on its OSC pin that is an approximately symmetrical square wave at a frequency of 18.432 MHz. This frequency signal can be easily divided down to generate an accurate, stable baud rate clock that can be connected directly to the transmitter or receiver clocks of the 8251 USART. This feature allows the designer to support most standard communication interfaces with a minimum of extra hardware.

The chart below (Fig. 1) shows the equivalent baud rates that are generated with the corresponding dividers.




Figure 1. Block Diagram

BAUD RATE 64x	BAUD RATE 16x	FREQUENCY	BASIC DIVIDER	PLUS TRIM DIVIDER
9600		614.4 KH	÷30	—
4800	19.2K	307.2 KH	÷30	÷2
2400	9600	153.6 KH	÷30	÷4
1200	4800	76.8 KH	÷30	÷8
600	2400	38.4 KH	÷30	÷16
300	1200	19.2 KH	÷30	÷32
	600	9.6 KH	÷30	÷64
	300	4.8 KH	÷30	÷128
*109.1		6.982 KH	÷30	÷88

*For 109.1 (64x) Baud rate divide 1200 Baud Frequency (76.8 KH) by 11.

Figure 2. Baud Rate Chart

ELECTRICAL CHARACTERISTICS

Recommended Drive Level	5mW
Type of Resonance	Series
Equivalent Resistance	20 ohms
Maximum Shunt Capacity	7pF
Maximum Frequency Deviation	
0° — 70°C	±.005%
-55° — 125°C	±.002%



8228/8238

SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU

- Single Chip System Control for MCS-80™ Systems
- Built-In Bidirectional Bus Driver for Data Bus Isolation
- Allows the Use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28-Pin Dual In-Line Package
- Reduces System Package Count
- *8238 Has Advanced IOW/MEMW for Large System Timing Control


The Intel® 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bidirectional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems designer to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.


A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an interrupt acknowledge by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable design of the MCS-80 systems.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

D7-D0	DATA BUS (8080 SIDE)	INTA	INTERRUPT ACKNOWLEDGE
DB7-DB0	DATA BUS (SYSTEM SIDE)	HLDA	HLDA (FROM 8080)
I/OR	I/O READ	WR	WR (FROM 8080)
I/OW	I/O WRITE	BUSEN	BUS ENABLE INPUT
MEMR	MEMORY READ	STSTB	STATUS STROBE (FROM 8224)
MEMW	MEMORY WRITE	Vcc	+5V
DBIN	DBIN (FROM 8080)	GND	0 VOLTS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-0°C to 70°C
Storage Temperature	-65°C to 150°C
Supply Voltage, V _{CC}	-0.5V to +7V
Input Voltage	-1.5V to +7V
Output Current100mA


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS T_A = 0°C to 70°C; V_{CC} = 5V ±5%.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ. [1]	Max.		
V _C	Input Clamp Voltage, All Inputs		.75	-1.0	V	V _{CC} =4.75V; I _C =-5mA
I _F	Input Load Current, STSTB			500	μA	V _{CC} = 5.25V V _F = 0.45V
	D ₂ & D ₆			750	μA	
	D ₀ , D ₁ , D ₄ , D ₅ , & D ₇			250	μA	
	All Other Inputs			250	μA	
I _R	Input Leakage Current STSTB			100	μA	V _{CC} = 5.25V V _R = 5.25V
	DB ₀ -DB ₇			20	μA	
	All Other Inputs			100	μA	
V _{TH}	Input Threshold Voltage, All Inputs	0.8		2.0	V	V _{CC} = 5V
I _{CC}	Power Supply Current		140	190	mA	V _{CC} =5.25V
V _{OL}	Output Low Voltage, D ₀ -D ₇			.45	V	V _{CC} =4.75V; I _{OL} =2mA
	All Other Outputs			.45	V	I _{OL} = 10mA
V _{OH}	Output High Voltage, D ₀ -D ₇	3.6	3.8		V	V _{CC} =4.75V; I _{OH} =-10μA
	All Other Outputs	2.4			V	I _{OH} = -1mA
I _{OS}	Short Circuit Current, All Outputs	15		90	mA	V _{CC} =5V
I _{O(off)}	Off State Output Current, All Control Outputs			100	μA	V _{CC} =5.25V; V _O =5.25
				-100	μA	V _O =.45V
I _{INT}	INTA Current			5	mA	(See Figure below)

Note 1: Typical values are for T_A = 25°C and nominal supply voltages.

WAVEFORMS



VOLTAGE MEASUREMENT POINTS: D₀-D₇ (when outputs) Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.

*ADVANCED IOW/MEMW FOR 8238 ONLY.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Limits		Units	Condition
		Min.	Max.		
t_{PW}	Width of Status Strobe	22		ns	
t_{SS}	Setup Time, Status Inputs D ₀ -D ₇	8		ns	
t_{SH}	Hold Time, Status Inputs D ₀ -D ₇	5		ns	
t_{DC}	Delay from \overline{STSTB} to any Control Signal	20	60	ns	$C_L = 100\text{pF}$
t_{RR}	Delay from DBIN to Control Outputs		30	ns	$C_L = 100\text{pF}$
t_{RE}	Delay from DBIN to Enable/Disable 8080 Bus		45	ns	$C_L = 25\text{pF}$
t_{RD}	Delay from System Bus to 8080 Bus during Read		30	ns	$C_L = 25\text{pF}$
t_{WR}	Delay from \overline{WR} to Control Outputs	5	45	ns	$C_L = 100\text{pF}$
t_{WE}	Delay to Enable System Bus DB ₀ -DB ₇ after \overline{STSTB}		30	ns	$C_L = 100\text{pF}$
t_{WD}	Delay from 8080 Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ during Write	5	40	ns	$C_L = 100\text{pF}$
t_E	Delay from System Bus Enable to System Bus DB ₀ -DB ₇		30	ns	$C_L = 100\text{pF}$
t_{HD}	HLDA to Read Status Outputs		25	ns	
t_{DS}	Setup Time, System Bus Inputs to HLDA	10		ns	
t_{DH}	Hold Time, System Bus Inputs to HLDA	20		ns	$C_L = 100\text{pF}$

FUNCTIONAL DESCRIPTION

Decoder


The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the $\overline{O_5}$ output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs ($\overline{E_1}$, $\overline{E_2}$, E3) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.



ADDRESS			ENABLE			OUTPUTS							
A ₀	A ₁	A ₂	E ₁	E ₂	E ₃	0	1	2	3	4	5	6	7
L	L	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H	H
H	H	L	L	L	H	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
H	L	H	L	L	H	H	H	H	H	H	L	H	H
L	H	H	L	L	H	H	H	H	H	H	H	L	H
H	H	H	L	L	H	H	H	H	H	H	H	H	L
X	X	X	L	L	L	H	H	H	H	H	H	H	H
X	X	X	H	L	L	H	H	H	H	H	H	H	H
X	X	X	L	H	L	H	H	H	H	H	H	H	H
X	X	X	H	H	L	H	H	H	H	H	H	H	H
X	X	X	H	L	H	H	H	H	H	H	H	H	H
X	X	X	L	H	H	H	H	H	H	H	H	H	H
X	X	X	H	H	H	H	H	H	H	H	H	H	H

APPLICATIONS OF THE 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

I/O Port Decoder

Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

Chip Select Decoder


Using a very similar circuit to the I/O port decoder, an ar-

ray of 8205s can be used to create a simple interface to a 24K memory system.


The memory devices used can be either ROM or RAM and are 1K in storage capacity. 8308s and 8102s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select (\overline{CS}). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).



I/O Port Decoder



24K Memory Interface

MCS-80/85

Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S₀, S₁, S₂) that indicate the nature of the data on the Data Bus during each machine state. Decoding these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.



In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S₀, S₁, S₂ outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The $\overline{T1}$

and $\overline{T2}$ decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider $\overline{T1}$ output, the boolean equation for it would be:

$$\overline{T1} = (\overline{S0} \cdot S1 \cdot \overline{S2}) \cdot (\overline{SYNC} \cdot \text{Phase 2} \cdot \overline{\text{Reset}})$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.



State Control Coding

S ₀	S ₁	S ₂	STATE
0	1	0	T1
0	1	1	T11
0	0	1	T2
0	0	0	WAIT
1	0	0	T3
1	1	0	STOP
1	1	1	T4
1	0	1	T5

MCS-80/85

ABSOLUTE MAXIMUM RATINGS*


Temperature Under Bias:	Ceramic	-65°C to +125°C
	Plastic	-65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Voltages		-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		125 mA

***COMMENT**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ **8205**

SYMBOL	PARAMETER	LIMIT		UNIT	TEST CONDITIONS
		MIN.	MAX.		
I_F	INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_F = 0.45\text{V}$
I_R	INPUT LEAKAGE CURRENT		10	μA	$V_{CC} = 5.25\text{V}$, $V_R = 5.25\text{V}$
V_C	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75\text{V}$, $I_C = -5.0\text{mA}$
V_{OL}	OUTPUT "LOW" VOLTAGE		0.45	V	$V_{CC} = 4.75\text{V}$, $I_{OL} = 10.0\text{mA}$
V_{OH}	OUTPUT HIGH VOLTAGE	2.4		V	$V_{CC} = 4.75\text{V}$, $I_{OH} = -1.5\text{mA}$
V_{IL}	INPUT "LOW" VOLTAGE		0.85	V	$V_{CC} = 5.0\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}$
I_{SC}	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	$V_{CC} = 5.0\text{V}$, $V_{OUT} = 0\text{V}$
V_{OX}	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	$V_{CC} = 5.0\text{V}$, $I_{OX} = 40\text{mA}$
I_{CC}	POWER SUPPLY CURRENT		70	mA	$V_{CC} = 5.25\text{V}$


TYPICAL CHARACTERISTICS

8205 SWITCHING CHARACTERISTICS

CONDITIONS OF TEST:

Input pulse amplitudes: 2.5V
 Input rise and fall times: 5 nsec
 between 1V and 2V
 Measurements are made at 1.5V


TEST LOAD:



TEST WAVEFORMS

ADDRESS OR ENABLE
 INPUT PULSE

OUTPUT




A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST CONDITIONS
t_{++}	ADDRESS OR ENABLE TO OUTPUT DELAY	18	ns	
t_{-+}		18	ns	
t_{+-}		18	ns	
t_{--}		18	ns	
$C_{IN}^{(1)}$	INPUT CAPACITANCE			
	P8205	4(typ.)	pF	$f = 1 \text{ MHz}$, $V_{CC} = 0\text{V}$ $V_{BIAS} = 2.0\text{V}$, $T_A = 25^\circ\text{C}$
	C8205	5(typ.)	pF	


1. This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS

**ADDRESS OR ENABLE TO OUTPUT
 DELAY VS. LOAD CAPACITANCE**



**ADDRESS OR ENABLE TO OUTPUT
 DELAY VS. AMBIENT TEMPERATURE**



MCS-80/85

8212


8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25mA Max.
- Three State Outputs
- Outputs Sink 15mA
- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.


PIN CONFIGURATION



PIN NAMES

DI ₁ -DI ₈	DATA IN
DO ₁ -DO ₈	DATA OUT
DS ₁ , DS ₂	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM



MCS-80/85

FUNCTIONAL DESCRIPTION

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The latched data is cleared by an asynchronous reset input ($\overline{\text{CLR}}$). (Note: Clock (C) Overrides Reset ($\overline{\text{CLR}}$).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

The high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs $\overline{\text{DS1}}$, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

$\overline{\text{DS1}}$, DS2 (Device Select)

These 2 inputs are used for device selection. When $\overline{\text{DS1}}$ is low and DS2 is high ($\overline{\text{DS1}} \cdot \text{DS2}$) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{\text{DS1}} \cdot \text{DS2}$).

When MD is low (input mode) the output buffer state is determined by the device selection logic ($\overline{\text{DS1}} \cdot \text{DS2}$) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{\text{CLR}}$ input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{\text{DS1}} \cdot \text{DS2}$). The output of the "NOR" gate (INT) is active low (interrupting state) for connection to active low input priority generating circuits.



STB	MD	(DS ₁ -DS ₂)	DATA OUT EQUALS	CLR	(DS ₁ -DS ₂)	STB	*SR	INT
0	0	0	3-STATE	0	0	0	1	1
1	0	0	3-STATE	0	1	0	1	0
0	1	0	DATA LATCH	1	1	~	0	0
1	1	0	DATA LATCH	1	1	0	1	0
0	0	1	DATA LATCH	1	0	0	1	1
1	0	1	DATA IN	1	1	~	1	0
0	1	1	DATA IN					
1	1	1	DATA IN					

CLR - RESETS DATA LATCH
SETS SR FLIP-FLOP
(NO EFFECT ON OUTPUT BUFFER)

*INTERNAL SR FLIP-FLOP

Applications of the 8212 — For Microcomputer Systems

- I Basic Schematic Symbol
- II Gated Buffer
- III Bi-Directional Bus Driver
- IV Interrupting Input Port


- V Interrupt Instruction Port
- VI Output Port
- VII 8080A Status Latch
- VIII 8085A Address Latch

1. Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics — (1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view

showing the system input or output as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.

BASIC SCHEMATIC SYMBOLS




II. Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic DS₁ and DS₂.

When the device selection logic is false, the outputs are 3-state.


When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.

GATED BUFFER



VIII. 8085A Low-Order Address Latch

The 8085A microprocessor uses a multiplexed address/data bus that contains the low order 8-bits of address information during the first part of a machine cycle. The same bus contains data at a later time in the cycle. An address latch enable (ALE) signal is provided by the 8085A to be used by the 8212 to latch the address so that it may be available through the whole machine cycle. Note: In this configuration, the MODE input is tied high, keeping the 8212's output buffers turned on at all times.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias Plastic 0°C to +70°C
 Storage Temperature -65°C to +160°C
 All Output or Supply Voltages -0.5 to +7 Volts
 All Input Voltages -1.0 to 5.5 Volts
 Output Currents 100mA

***COMMENT**


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +75^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Load Current, ACK, DS ₂ , CR, DI ₁ -DI ₈ Inputs			-0.25	mA	$V_F = .45\text{V}$
I_F	Input Load Current MD Input			-0.75	mA	$V_F = .45\text{V}$
I_F	Input Load Current DS ₁ Input			-1.0	mA	$V_F = .45\text{V}$
I_R	Input Leakage Current, ACK, DS, CR, DI ₁ -DI ₈ Inputs			10	μA	$V_R \leq V_{CC}$
I_R	Input Leakage Current MO Input			30	μA	$V_R \leq V_{CC}$
I_R	Input Leakage Current DS ₁ Input			40	μA	$V_R \leq V_{CC}$
V_C	Input Forward Voltage Clamp			-1	V	$I_C = -5\text{mA}$
V_{IL}	Input "Low" Voltage			.85	V	
V_{IH}	Input "High" Voltage	2.0			V	
V_{OL}	Output "Low" Voltage			.45	V	$I_{OL} = 15\text{mA}$
V_{OH}	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1\text{mA}$
I_{SC}	Short Circuit Output Current	-15		-75	mA	$V_O = 0\text{V}$, $V_{CC} = 5\text{V}$
$ I_{O} $	Output Leakage Current High Impedance State			20	μA	$V_O = .45\text{V}/5.25\text{V}$
I_{CC}	Power Supply Current		90	130	mA	

TYPICAL CHARACTERISTICS


INPUT CURRENT VS. INPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE




OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE




DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE



DATA TO OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE



MCS-80/85

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
tpw	Pulse Width	30			ns	
tpD	Data to Output Delay			30	ns	Note 1
tWE	Write Enable to Output Delay			40	ns	Note 1
tSET	Data Set Up Time	15			ns	
tH	Data Hold Time	20			ns	
tr	Reset to Output Delay			40	ns	Note 1
ts	Set to Output Delay			30	ns	Note 1
tE	Output Enable/Disable Time			45	ns	Note 1
tc	Clear to Output Delay			55	ns	Note 1

CAPACITANCE* $F = 1\text{MHz}$, $V_{BIAS} = 2.5\text{V}$, $V_{CC} = +5\text{V}$, $T_A = 25^\circ\text{C}$

Symbol	Test	Limits	
		Typ.	Max.
C _{IN}	DS ₁ MD Input Capacitance	9pF	12pF
C _{IN}	DS ₂ , CK, ACK, DI ₁ -DI ₈ Input Capacitance	5pF	9pF
C _{OUT}	DO ₁ -DO ₈ Output Capacitance	8pF	12pF

*This parameter is sampled and not 100% tested.

SWITCHING CHARACTERISTICS**Conditions of Test**

Input Pulse Amplitude = 2.5V

Input Rise and Fall Times 5ns

Between 1V and 2V Measurements made at 1.5V with 15mA and 30pF Test Load


Note 1:

Test	C _L *	R ₁	R ₂
tpD, tWE, tr, ts, tc	30pF	300Ω	600Ω
tE, ENABLE↑	30pF	10KΩ	1KΩ
tE, ENABLE↓	30pF	300Ω	600Ω
tE, DISABLE↑	5pF	300Ω	600Ω
tE, DISABLE↓	5pF	10KΩ	1KΩ

*Includes probe and jig capacitance.


Test Load

15mA & 30pF




*INCLUDING JIG & PROBE CAPACITANCE

TIMING DIAGRAM



NOTE: ALTERNATIVE TEST LOAD



MCS-80/85

8214 PRIORITY INTERRUPT CONTROL UNIT

- 8 Priority Levels
- Fully Expandable
- Current Status Register
- High Performance (50 ns)
- Priority Comparator
- 24-Pin Dual In-Line Package

The Intel® 8214 is an 8-level priority interrupt control unit (PICU) designed to simplify interrupt-driven microcomputer systems.


The PICU can accept 8 requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt-driven microcomputer systems.

*Note: The specifications for the 3214 are identical with those for the 8214.


PIN CONFIGURATION



PIN NAMES

INPUTS	
$\overline{A_0}$ - $\overline{A_2}$	REQUEST LEVELS (R_7 , HIGHEST PRIORITY)
$\overline{B_0}$ - $\overline{B_2}$	CURRENT STATUS
SGS	STATUS GROUP SELECT
ECS	ENABLE CURRENT STATUS
INTE	INTERRUPT ENABLE
CLK	CLOCK (INT F-F)
ELR	ENABLE LEVEL READ
ETLG	ENABLE THIS LEVEL GROUP
OUTPUTS:	
$\overline{A_0}$ - $\overline{A_2}$	REQUEST LEVELS } OPEN COLLECTOR
INT	INTERRUPT (ACT. LOW) }
ENLG	ENABLE NEXT LEVEL GROUP

LOGIC DIAGRAM



MCS-80/85

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 75°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$.

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.[1]	Max.		
V_C	Input Clamp Voltage (all inputs)			-1.0	V	$I_C = -5\text{mA}$
I_F	Input Forward Current: ETLG input all other inputs		-.15	-0.5	mA	$V_F = 0.45\text{V}$
			-.08	-0.25	mA	
I_R	Input Reverse Current: ETLG input all other inputs			80	μA	$V_R = 5.25\text{V}$
				40	μA	
V_{IL}	Input LOW Voltage: all inputs			0.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input HIGH Voltage: all inputs	2.0			V	$V_{CC} = 5.0\text{V}$
I_{CC}	Power Supply Current		90	130	mA	See Note 2.
V_{OL}	Output LOW Voltage: all outputs		.3	.45	V	$I_{OL} = 15\text{mA}$
V_{OH}	Output HIGH Voltage: ENLG output	2.4	3.0		V	$I_{OH} = -1\text{mA}$
I_{OS}	Short Circuit Output Current: ENLG output	-20	-35	-55	mA	$V_{OS} = 0\text{V}$, $V_{CC} = 5.0\text{V}$
I_{CEX}	Output Leakage Current: \overline{INT} and $\overline{A_0}$ - $\overline{A_2}$			100	μA	$V_{CEX} = 5.25\text{V}$

NOTES:

- Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
- B_0 - B_2 , SGS , CLK , $\overline{R_0}$ - $\overline{R_4}$ grounded, all other inputs and all outputs open.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
t_{CY}	\overline{CLK} Cycle Time	80	50		ns
t_{PW}	$\overline{CLK}, \overline{ECS}, \overline{INT}$ Pulse Width	25	15		ns
t_{ISS}	INTE Setup Time to \overline{CLK}	16	12		ns
t_{ISH}	INTE Hold Time after \overline{CLK}	20	10		ns
$t_{ETCS}^{[2]}$	ETLG Setup Time to \overline{CLK}	25	12		ns
$t_{ETCH}^{[2]}$	ETLG Hold Time After \overline{CLK}	20	10		ns
$t_{ECCS}^{[2]}$	\overline{ECS} Setup Time to \overline{CLK}	80	25		ns
$t_{ECCH}^{[3]}$	\overline{ECS} Hold Time After \overline{CLK}	0			ns
$t_{ECRS}^{[3]}$	\overline{ECS} Setup Time to \overline{CLK}	110	70		ns
$t_{ECRH}^{[3]}$	\overline{ECS} Hold Time After \overline{CLK}	0			
$t_{ECSS}^{[2]}$	\overline{ECS} Setup Time to \overline{CLK}	75	70		ns
$t_{ECSH}^{[2]}$	\overline{ECS} Hold Time After \overline{CLK}	0			ns
$t_{DCS}^{[2]}$	\overline{SGS} and $\overline{B_0-B_2}$ Setup Time to \overline{CLK}	70	50		ns
$t_{DCH}^{[2]}$	\overline{SGS} and $\overline{B_0-B_2}$ Hold Time After \overline{CLK}	0			ns
$t_{RCS}^{[3]}$	$\overline{R_0-R_7}$ Setup Time to \overline{CLK}	90	55		ns
$t_{RCH}^{[3]}$	$\overline{R_0-R_7}$ Hold Time After \overline{CLK}	0			ns
t_{ICS}	\overline{INT} Setup Time to \overline{CLK}	55	35		ns
t_{CI}	\overline{CLK} to \overline{INT} Propagation Delay		15	25	ns
$t_{RIS}^{[4]}$	$\overline{R_0-R_7}$ Setup Time to \overline{INT}	10	0		ns
$t_{RIH}^{[4]}$	$\overline{R_0-R_7}$ Hold Time After \overline{INT}	35	20		ns
t_{RA}	$\overline{R_0-R_7}$ to $\overline{A_0-A_2}$ Propagation Delay		80	100	ns
t_{ELA}	\overline{ELR} to $\overline{A_0-A_2}$ Propagation Delay		40	55	ns
t_{ECA}	\overline{ECS} to $\overline{A_0-A_2}$ Propagation Delay		100	120	ns
t_{ETA}	ETLG to $\overline{A_0-A_2}$ Propagation Delay		35	70	ns
$t_{DECS}^{[4]}$	\overline{SGS} and $\overline{B_0-B_2}$ Setup Time to \overline{ECS}	15	10		ns
$t_{DECH}^{[4]}$	\overline{SGS} and $\overline{B_0-B_2}$ Hold Time After \overline{ECS}	15	10		ns
t_{REN}	$\overline{R_0-R_7}$ to ENLG Propagation Delay		45	70	ns
t_{TEN}	ETLG to ENLG Propagation Delay		20	25	ns
t_{ECRN}	\overline{ECS} to ENLG Propagation Delay		85	90	ns
t_{ECSN}	\overline{ECS} to ENLG Propagation Delay		35	55	ns


CAPACITANCE^[5]

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max	
C_{IN}	Input Capacitance		5	10	pF
C_{OUT}	Output Capacitance		7	12	pF

Test Conditions: $V_{BIAS} = 2.5\text{V}, V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}, f = 1\text{ MHz}$

NOTE 5. This parameter is periodically sampled and not 100% tested.

WAVEFORMS




NOTES:

- (1) Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
- (2) Required for proper operation if ISE is enabled during next clock pulse.
- (3) These times are not required for proper operation but for desired change in interrupt flip-flop.
- (4) Required for new request or status to be properly loaded.

Test Conditions

- Input pulse amplitude: 2.5 volts.
 Input rise and fall times: 5 ns between 1 and 2 volts.
 Output loading of 15 mA and 30 pf.
 Speed measurements taken at the 1.5V levels.

Test Load Circuit





8216/8226


4-BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
 - Low Input Load Current — 0.25 mA Maximum
 - High Output Drive Capability for Driving System Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
 - 3-State Outputs
 - Reduces System Package Count

The 8216/8226 is a 4-bit bidirectional bus driver/receiver. All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V V_{OH} , and for high capacitance terminated bus structures, the DB outputs provide a high 50 mA I_{OL} capability. A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in microcomputer systems.

*Note: The specifications for the 3216/3226 are identical with those for the 8216/8226.


PIN CONFIGURATION




PIN NAMES

DB ₀ -DB ₃	DATA BUS BI-DIRECTIONAL
DI ₀ -DI ₃	DATA INPUT
DO ₀ -DO ₃	DATA OUTPUT
DIEN	DATA IN ENABLE DIRECTION CONTROL
CS	CHIP SELECT

LOGIC DIAGRAM 8216



LOGIC DIAGRAM 8226



MCS-80/85

FUNCTIONAL DESCRIPTION

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

Bidirectional Driver


Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

Control Gating \overline{DIEN} , \overline{CS}


The \overline{CS} input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the \overline{DIEN} input.

The \overline{DIEN} input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.



(a) 8216




(b) 8226

\overline{DIEN}	\overline{CS}	
0	0	DI - DB
1	0	DB - DO
0	1	HIGH IMPEDANCE
1	1	

Figure 1. 8216/8226 Logic Diagrams

WAVEFORMS



A.C. CHARACTERISTICS


$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[1]	Max.		
T_{PD1}	Input to Output Delay DO Outputs		15	25	ns	$C_L = 30\text{pF}$, $R_1 = 300\Omega$ $R_2 = 600\Omega$
T_{PD2}	Input to Output Delay DB Outputs		19	30	ns	$C_L = 300\text{pF}$, $R_1 = 90\Omega$
	8226		16	25	ns	$R_2 = 180\Omega$
T_E	Output Enable Time		42	65	ns	(Note 2)
	8226		36	54	ns	(Note 3)
T_D	Output Disable Time		16	35	ns	(Note 4)

Test Conditions:

Input pulse amplitude of 2.5V.
 Input rise and fall times of 5 ns between 1 and 2 volts.
 Output loading is 5 mA and 10 pF.
 Speed measurements are made at 1.5 volt levels.

Test Load Circuit



CAPACITANCE^[5]

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
C_{IN}	Input Capacitance		4	8	pF
C_{OUT1}	Output Capacitance		6	10	pF
C_{OUT2}	Output Capacitance		13	18	pF

Test Conditions $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$.

- NOTES:
1. Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
 2. DO Outputs, $C_L = 30\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 180/1\text{K}\Omega$; DB Outputs, $C_L = 300\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 3. DO Outputs, $C_L = 30\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 600/1\text{K}$; DB Outputs, $C_L = 300\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 4. DO Outputs, $C_L = 5\text{pF}$, $R_1 = 300/10\text{ K}\Omega$, $R_2 = 600/1\text{ K}\Omega$; DB Outputs, $C_L = 5\text{pF}$, $R_1 = 90/10\text{ K}\Omega$, $R_2 = 180/1\text{ K}\Omega$.
 5. This parameter is periodically sampled and not 100% tested.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	125 mA

**COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.	Max.		
I_{F1}	Input Load Current \overline{DIEN} , \overline{CS}		-0.15	-.5	mA	$V_F = 0.45$
I_{F2}	Input Load Current All Other Inputs		-0.08	-.25	mA	$V_F = 0.45$
I_{R1}	Input Leakage Current \overline{DIEN} , \overline{CS}			80	μA	$V_R = 5.25\text{V}$
I_{R2}	Input Leakage Current DI Inputs			40	μA	$V_R = 5.25\text{V}$
V_C	Input Forward Voltage Clamp			-1	V	$I_C = -5\text{mA}$
V_{IL}	Input "Low" Voltage			.95	V	
V_{IH}	Input "High" Voltage	2.0			V	
$ I_O $	Output Leakage Current (3-State)	DO DB		20 100	μA	$V_O = 0.45\text{V}/5.25\text{V}$
I_{CC}	Power Supply Current	8216	95	130	mA	
		8226	85	120	mA	
V_{OL1}	Output "Low" Voltage		0.3	.45	V	DO Outputs $I_{OL} = 15\text{mA}$ DB Outputs $I_{OL} = 25\text{mA}$
V_{OL2}	Output "Low" Voltage	8216	0.5	.6	V	DB Outputs $I_{OL} = 55\text{mA}$
		8226	0.5	.6	V	DB Outputs $I_{OL} = 50\text{mA}$
V_{OH1}	Output "High" Voltage	3.65	4.0		V	DO Outputs $I_{OH} = -1\text{mA}$
V_{OH2}	Output "High" Voltage	2.4	3.0		V	DB Outputs $I_{OH} = -10\text{mA}$
I_{OS}	Output Short Circuit Current		-15	-35	mA	DO Outputs $V_O \cong 0\text{V}$,
			-30	-75	mA	DB Outputs $V_{CC} = 5.0\text{V}$

NOTE: Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.

APPLICATIONS OF THE 8216/8226

8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The 8216/8226 is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability (50mA) so that an extremely large system can be driven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the 8216/8226 have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350mV (worst case).

The \overline{DIEN} inputs to 8216/8226 is connected directly to the 8080. \overline{DIEN} is tied to \overline{DBIN} so that proper bus flow is maintained, and \overline{CS} is tied to \overline{BUSEN} so that the system side Data Bus will be 3-stated when a Hold request has been acknowledged during a DMA activity.

Memory and I/O Interface to a Bidirectional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accommodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel® 8102, 8102A, 8101 or 8107B-4 and have separate data inputs and outputs. The DI and DO lines of the 8216/8226 tie to them directly and under control of the \overline{MEMR} signal, which is connected to the \overline{DIEN} input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically Intel® 8255s, and can be used for both input and output ports. The $\overline{I/O R}$ signal is connected directly to the \overline{DIEN} input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.




Figure 2. 8080 Data Bus Buffer




Figure 3. Memory and I/O Interface to a Bidirectional Bus



8085A/8085A-2 SINGLE CHIP 8-BIT N-CANNEL MICROPROCESSORS

- Single +5V Power Supply
- 100% Software Compatible with 8080A
- 1.3 μ s Instruction Cycle (8085A);
0.8 μ s (8085A-2)
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-Maskable) Plus an 8080A-compatible interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64k Bytes of Memory

The Intel® 8085A is a complete 8 bit parallel Central Processing Unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085A (CPU), 8156 (RAM/IO) and 8355/8755A (ROM/PROM/IO)] while maintaining total system expandability. The 8085A-2 is a faster version of the 8085A.

The 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The 8085A uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155/8156/8355/8755A memory products allow a direct interface with the 8085A.

MCS-80/85




Figure 1. 8085A CPU Functional Block Diagram




Figure 2. 8085A Pinout Diagram

8085A FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

Symbol	Function																																								
A₈-A₁₅ (Output, 3-state)	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.																																								
AD₀₋₇ (Input/Output, 3-state)	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.																																								
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.																																								
S₀, S₁, and IO/M (Output)	Machine cycle status: <table border="1"> <thead> <tr> <th>IO/M</th> <th>S₁</th> <th>S₀</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Memory write</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Memory read</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>I/O write</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>I/O read</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Opcode fetch</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>*</td> <td>0</td> <td>0</td> <td>Halt</td> </tr> <tr> <td>*</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>*</td> <td>X</td> <td>X</td> <td>Reset</td> </tr> </tbody> </table> <p>* = 3-state (high impedance) X = unspecified</p>	IO/M	S ₁	S ₀	Status	0	0	1	Memory write	0	1	0	Memory read	1	0	1	I/O write	1	1	0	I/O read	0	1	1	Opcode fetch	1	1	1	Interrupt Acknowledge	*	0	0	Halt	*	X	X	Hold	*	X	X	Reset
IO/M	S ₁	S ₀	Status																																						
0	0	1	Memory write																																						
0	1	0	Memory read																																						
1	0	1	I/O write																																						
1	1	0	I/O read																																						
0	1	1	Opcode fetch																																						
1	1	1	Interrupt Acknowledge																																						
*	0	0	Halt																																						
*	X	X	Hold																																						
*	X	X	Reset																																						

Symbol	Function
RD (Output, 3-state)	READ control: A low level on \overline{RD} indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR (Output, 3-state)	WRITE control: A low level on \overline{WR} indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of \overline{WR} . 3-stated during Hold and Halt modes and during RESET.
READY (Input)	If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.
HOLD (Input)	HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, \overline{RD} , \overline{WR} , and IO/M lines are 3-stated.
HLDA (Output)	HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.
INTR (Input)	INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an \overline{INTA} will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

MCS-80/85

8085A FUNCTIONAL PIN DESCRIPTION (Continued)

<u>Symbol</u>	<u>Function</u>	<u>Symbol</u>	<u>Function</u>
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) \overline{RD} during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.		Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as $\overline{RESET\ IN}$ is applied.
RST 5.5 RST 6.5 RST 7.5 (Inputs)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.	RESET OUT (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 1.)	X₁, X₂ (Input)	X ₁ and X ₂ are connected to a crystal, LC, or RC network to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. $\overline{RESET\ IN}$ is a	CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
		SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
		SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
		V_{CC}	+5 volt supply.
		V_{SS}	Ground Reference.

TABLE 1. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

- (1) The processor pushes the PC on the stack before branching to the indicated address.
- (2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The 8085A is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085A) or 5 MHz (8085A-2), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The cpu (8085A), a RAM/IO (8156), and a ROM or EPROM/IO chip (8355 or 8755A).

The 8085A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085A provides \overline{RD} , \overline{WR} , S_0 , S_1 , and IO/\overline{M} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. HOLD, READY, and all interrupts are synchronized with the processor's internal clock. The 8085A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

INTERRUPT AND SERIAL I/O

The 8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The non-maskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. (See Section 2.2.7.) The RST 7.5 request flip-flop remains

set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a $\overline{RESET IN}$ to the 8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and $\overline{RESET IN}$. (See SIM, Chapter 4.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP — highest priority, RST 7.5, RST 6.5, RST 5.5, INTR — lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both *edge and level sensitive*. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the 8085A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPS) until an EI instruction is executed.




Figure 3. TRAP and $\overline{RESET IN}$ Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that interrupts are disabled. See the description of the RIM instruction in Chapter 4.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.


DRIVING THE X₁ AND X₂ INPUTS

You may drive the clock inputs of the 8085A or 8085A-2 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the 8085A is operated with a 6 MHz crystal (for 3 MHz clock), and the 8085A-2 can be operated with a 10 MHz crystal (for 5 MHz clock). If a crystal is used, it must have the following characteristics:

- Parallel resonance at twice the clock frequency desired
- C_L (load capacitance) ≤ 30 pf
- C_s (shunt capacitance) ≤ 7 pf
- R_s (equivalent shunt resistance) ≤ 75 Ohms
- Drive level: 10 mW
- Frequency tolerance: ±.005% (suggested)


Note the use of the 20 pf capacitors between X₁, X₂ and ground. These capacitors are required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085A, providing that its frequency tolerance of approximately ±10% is acceptable. The components are chosen from the formula:

$$f = \frac{1}{2\pi\sqrt{L(C_{EXT} + C_{INT})}}$$




*20 pF CAPACITORS REQUIRED FOR CRYSTAL FREQUENCY < 4 MHz ONLY.

A. Quartz Crystal Clock Driver



B. LC Tuned Circuit Clock Driver




C. RC Circuit Clock Driver

To minimize variations in frequency, it is recommended that you choose a value for C_{ext} that is at least twice that of C_{int}, or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.


An RC circuit may be used as the frequency-determining network for the 8085A if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 4 shows the recommended clock driver circuits. Note in D and E that pullup resistors are required to assure that the high level voltage of the input is at least 4 V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X₁ and leave X₂ open-circuited (Figure 4D). If the driving frequency is from 6 MHz to 10 MHz, stability of the clock generator will be improved by driving both X₁ and X₂ with a push-pull source (Figure 4E). To prevent self-oscillation of the 8085A, be sure that X₂ is not coupled back to X₁ through the driving circuit.



D. 1-6 MHz Input Frequency External Clock Driver Circuit



E. 1-10 MHz Input Frequency External Clock Driver Circuit

Figure 4. Clock Driver Circuits

GENERATING AN 8085A WAIT STATE

If your system requirements are such that slow memories or peripheral devices are being used, the circuit shown in Figure 5 may be used to insert one WAIT state in each 8085A machine cycle

The D flip-flops should be chosen so that

- CLK is rising edge-triggered
- CLEAR is low-level active.




Figure 5. Generation of a Wait State for 8085A CPU

As in the 8080, the READY line is used to extend the read and write pulse lengths so that the 8085A can be used with slow memory. HOLD causes the cpu to relinquish the bus when it is through with it by floating the Address and Data Buses.

SYSTEM INTERFACE


The 8085A family includes memory components, which are directly compatible to the 8085A cpu. For example, a system consisting of the three chips, 8085A, 8156, and 8355 will have the following features:

- 2K Bytes ROM
- 256 Bytes RAM
- 1 Timer/Counter
- 4 8-bit I/O Ports
- 1 6-bit I/O Port
- 4 Interrupt Levels
- Serial In/Serial Out Ports

This minimum system, using the standard I/O technique is as shown in Figure 6.

In addition to standard I/O, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 7 shows the system configuration of Memory Mapped I/O using 8085A.

The 8085A cpu can also interface with the standard memory that does *not* have the multiplexed address/data bus. It will require a simple 8212 (8-bit latch) as shown in Figure 8.



*NOTE: OPTIONAL CONNECTION

Figure 6. 8085A Minimum System (Standard I/O Technique)

MCS-80/85

8085A/8085A-2




Figure 7. MCS-85™ Minimum System (Memory Mapped I/O)




Figure 8. MCS-85™ System (Using Standard Memories)

BASIC SYSTEM TIMING

The 8085A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 9 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/M, S₁, S₀) and the three control signals (RD, WR, and INTA). (See Table 2.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T₁ state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3.

TABLE 2. 8085A MACHINE CYCLE CHART

MACHINE CYCLE	STATUS			CONTROL		
	IO/M	S ₁	S ₀	RD	WR	INTA
OPCODE FETCH (OF)	0	1	1	0	1	1
MEMORY READ (MR)	0	1	0	0	1	1
MEMORY WRITE (MW)	0	0	1	1	0	1
I/O READ (IOR)	1	1	0	0	1	1
I/O WRITE (IOW)	1	0	1	1	0	1
ACKNOWLEDGE OF INTR (INA)	1	1	1	1	1	0
BUS IDLE (BI): DAD ACK. OF RST, TRAP HALT	0	1	0	1	1	1
	1	1	1	1	1	1
	TS	0	0	TS	TS	1

TABLE 3. 8085A MACHINE STATE CHART

Machine State	Status & Buses				Control		
	S ₁ S ₀	IO/M	A ₈ -A ₁₅	AD ₀ -AD ₇	RD,WR	INTA	ALE
T ₁	X	X	X	X	1	1	1*
T ₂	X	X	X	X	X	X	0
T _{WAIT}	X	X	X	X	X	X	0
T ₃	X	X	X	X	X	X	0
T ₄	1	0†	X	TS	1	1	0
T ₅	1	0†	X	TS	1	1	0
T ₆	1	0†	X	TS	1	1	0
T _{RESET}	X	TS	TS	TS	TS	1	0
T _{HALT}	0	TS	TS	TS	TS	1	0
T _{HOLD}	X	TS	TS	TS	TS	1	0

0 = Logic "0"
1 = Logic "1"
TS = High Impedance
X = Unspecified

* ALE not generated during 2nd and 3rd machine cycles of DAD instruction.
† IO/M = 1 during T₄-T₆ of INA machine cycle.




Figure 9. 8085A Basic System Timing

TABLE 4. ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 5. D.C. CHARACTERISTICS

($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$; unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5	+0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
I_{CC}	Power Supply Current		170	mA	
I_{IL}	Input Leakage		± 10	μA	$V_{in} = V_{CC}$
I_{LO}	Output Leakage		± 10	μA	$0.45\text{V} \leq V_{out} \leq V_{CC}$
V_{ILR}	Input Low Level, RESET	-0.5	+0.8	V	
V_{IHR}	Input High Level, RESET	2.4	$V_{CC} + 0.5$	V	
V_{HY}	Hysteresis, RESET	0.25		V	

TABLE 6. A.C. CHARACTERISTICS

T_A = 0°C to 70°C; V_{CC} = 5V ± 5%; V_{SS} = 0V

Symbol	Parameter	8085A ^[2]		8085A-2 ^[2] (Preliminary)		Units
		Min.	Max.	Min.	Max.	
t _{CYC}	CLK Cycle Period	320	2000	200	2000	ns
f ₁	CLK Low Time — Standard 150 pF Loading Lightly Loaded ^[8]	80 100		40		ns ns
t ₂	CLK High Time — Standard 150 pF Loading Lightly Loaded ^[8]	120 150		70		ns ns
t _r , t _f	CLK Rise and Fall Time		30		30	ns
t _{XKR}	X ₁ Rising to CLK Rising	30	120	30	100	ns
t _{XKF}	X ₁ Rising to CLK Falling	30	150	30	110	ns
t _{AC}	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		115		ns
t _{ACL}	A ₀₋₇ Valid to Leading of Control	240		115		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575		350	ns
t _{AFR}	Address Float after Leading Edge of $\overline{\text{READ}}$ ($\overline{\text{INTA}}$)		0		0	ns
t _{AL}	A ₈₋₁₅ Valid before Trailing Edge of ALE ^[1]	115		50		ns
t _{ALL}	A ₀₋₇ Valid before Trailing Edge of ALE	90		50		ns
t _{ARY}	READY Valid from Address Valid		220		100	ns
t _{CA}	Address (A ₈ -A ₁₅) Valid after Control	120		60		ns
t _{CC}	Width of Control Low ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{INTA}}$) Edge of ALE	400		230		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50		25		ns
t _{DW}	Data Valid to Trailing Edge of $\overline{\text{WRITE}}$	420		230		ns
t _{HABE}	HLDA to Bus Enable		210		150	ns
t _{HABF}	Bus Float after HLDA		210		150	ns
t _{HACK}	HLDA Valid to Trailing Edge of CLK	110		40		ns
t _{HDH}	HOLD Hold Time	0		0		ns
t _{HDS}	HOLD Setup Time to Trailing Edge of CLK	170		120		ns
t _{INH}	INTR Hold Time	0		0		ns
t _{INS}	INTR, RST, and TRAP Setup Time to Falling Edge of CLK	160		150		ns
t _{LA}	Address Hold Time after ALE	100		50		ns
t _{LC}	Trailing Edge of ALE to Leading Edge of Control	130		60		ns
t _{LCK}	ALE Low during CLK High	100		50		ns
t _{LDR}	ALE to Valid Data during Read		460		270	ns
t _{LDW}	ALE to Valid Data during Write		200		120	ns
t _{LL}	ALE Width	140		80		ns
t _{LRY}	ALE to READY Stable		110		30	ns

TABLE 6. A.C. CHARACTERISTICS (Cont.)

Symbol	Parameter	8085A ^[2]		8085A-2 ^[2] (Preliminary)		Units
		Min.	Max.	Min.	Max.	
tRAE	Trailing Edge of $\overline{\text{READ}}$ to Re-Enabling of Address	150		90		ns
tRD	$\overline{\text{READ}}$ (or $\overline{\text{INTA}}$) to Valid Data		300		150	ns
tRV	Control Trailing Edge to Leading Edge of Next Control	400		220		ns
tRDH	Data Hold Time After $\overline{\text{READ}}$ $\overline{\text{INTA}}$ ^[7]	0		0		ns
tRYH	READY Hold Time	0		0		ns
tRYS	READY Setup Time to Leading Edge of CLK	110		100		ns
tWD	Data Valid After Trailing Edge of $\overline{\text{WRITE}}$	100		60		ns
tWDL	LEADING Edge of WRITE to Data Valid		40		20	ns

Notes:

- A₈-A₁₅ address Specs apply to IO/ $\overline{\text{M}}$, S₀, and S₁ except A₈-A₁₅ are undefined during T₄-T₆ of OF cycle whereas IO/ $\overline{\text{M}}$, S₀, and S₁ are stable.
- Test conditions: t_{cyC} = 320ns (8085A)/200ns (8085A-2); C_L = 150pF.
- For all output timing where C_L = 150pF use the following correction factors:
25pF ≤ C_L < 150pF: -0.10 ns/pF
150pF < C_L ≤ 300pF: +0.30 ns/pF
- Output timings are measured with purely capacitive load.
- All timings are measured at output voltage V_L = 0.8V, V_H = 2.0V, and 1.5V with 20ns rise and fall time on inputs.
- To calculate timing specifications at other values of t_{cyC} use Table 7.
- Data hold time is guaranteed under all loading conditions.
- Loading equivalent to 50 pF + 1 TTL input.

TABLE 7. BUS TIMING SPECIFICATION AS A T_{CYC} DEPENDENT

8085A

t_{AL}	-	$(1/2) T - 45$	MIN
t_{LA}	-	$(1/2) T - 60$	MIN
t_{LL}	-	$(1/2) T - 20$	MIN
t_{LCK}	-	$(1/2) T - 60$	MIN
t_{LC}	-	$(1/2) T - 30$	MIN
t_{AD}	-	$(5/2 + N) T - 225$	MAX
t_{RD}	-	$(3/2 + N) T - 180$	MAX
t_{RAE}	-	$(1/2) T - 10$	MIN
t_{CA}	-	$(1/2) T - 40$	MIN
t_{DW}	-	$(3/2 + N) T - 60$	MIN
t_{WD}	-	$(1/2) T - 60$	MIN
t_{CC}	-	$(3/2 + N) T - 80$	MIN
t_{CL}	-	$(1/2) T - 110$	MIN
t_{ARY}	-	$(3/2) T - 260$	MAX
t_{HACK}	-	$(1/2) T - 50$	MIN
t_{HABF}	-	$(1/2) T + 50$	MAX
t_{HABE}	-	$(1/2) T + 50$	MAX
t_{AC}	-	$(2/2) T - 50$	MIN
t_1	-	$(1/2) T - 80$	MIN
t_2	-	$(1/2) T - 40$	MIN
t_{RV}	-	$(3/2) T - 80$	MIN
t_{LDR}	-	$(4/2) T - 180$	MAX

8085A-2 (Preliminary)

t_{AL}	-	$(1/2) T - 50$	MIN
t_{LA}	-	$(1/2) T - 50$	MIN
t_{LL}	-	$(1/2) T - 20$	MIN
t_{LCK}	-	$(1/2) T - 50$	MIN
t_{LC}	-	$(1/2) T - 40$	MIN
t_{AD}	-	$(5/2 + N) T - 150$	MAX
t_{RD}	-	$(3/2 + N) T - 150$	MAX
t_{RAE}	-	$(1/2) T - 10$	MIN
t_{CA}	-	$(1/2) T - 40$	MIN
t_{DW}	-	$(3/2 + N) T - 70$	MIN
t_{WD}	-	$(1/2) T - 40$	MIN
t_{CC}	-	$(3/2 + N) T - 70$	MIN
t_{CL}	-	$(1/2) T - 75$	MIN
t_{ARY}	-	$(3/2) T - 200$	MAX
t_{HACK}	-	$(1/2) T - 60$	MIN
t_{HABF}	-	$(1/2) T + 50$	MAX
t_{HABE}	-	$(1/2) T + 50$	MAX
t_{AC}	-	$(2/2) T - 85$	MIN
t_1	-	$(1/2) T - 60$	MIN
t_2	-	$(1/2) T - 30$	MIN
t_{RV}	-	$(3/2) T - 80$	MIN
t_{LDR}	-	$(4/2) T - 130$	MAX

NOTE: N is equal to the total WAIT states.
 $T = t_{CYC}$.

NOTE: N is equal to the total WAIT states.
 $T = t_{CYC}$.






Figure 10. Clock Timing Waveform

MCS-80/85

Read Operation



Write Operation



Read operation with Wait Cycle (Typical) — same READY timing applies to WRITE operation.




Figure 11. 8085A Bus Timing, With and Without Wait

Hold Operation




Figure 12. 8085A Hold Timing.




Figure 13. 8085A Interrupt and Hold Timing

MCS-80/85

TABLE 8. INSTRUCTION SET SUMMARY

Mnemonic	Description	Instruction Code(1)							Clock(2) Cycles	Mnemonic	Description	Instruction Code(1)							Clock(2) Cycles		
		D7	D6	D5	D4	D3	D2	D1				D0	D7	D6	D5	D4	D3	D2		D1	D0
MOVE, LOAD, AND STORE																					
MOV r1 r2	Move register to register	0	1	D	D	D	S	S	S	4	CPE	Call on parity even	1	1	1	0	1	1	0	0	9/18
MOV M r	Move register to memory	0	1	1	1	0	S	S	S	7	CPO	Call on parity odd	1	1	1	0	0	1	0	0	9/18
MOV r M	Move memory to register	0	1	D	D	D	1	1	0	7	RETURN										
MVI r	Move immediate register	0	0	D	D	D	1	1	0	7	RET	Return	1	1	0	0	1	0	0	1	10
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10	RC	Return on carry	1	1	0	1	1	0	0	0	6/12
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10	RNC	Return on no carry	1	1	0	1	0	0	0	0	6/12
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10	RZ	Return on zero	1	1	0	0	1	0	0	0	6/12
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10	RNZ	Return on no zero	1	1	0	0	0	0	0	0	6/12
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10	RP	Return on positive	1	1	1	0	0	0	0	0	6/12
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7	RM	Return on minus	1	1	1	1	1	0	0	0	6/12
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	6/12
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7	RPO	Return on parity odd	1	1	1	0	0	0	0	0	6/12
LDAX D	Load A indirect	0	0	0	1	0	1	0	0	7	RESTART										
STA	Store A direct	0	0	1	1	0	0	1	0	13	RST	Restart	1	1	A	A	A	1	1	1	12
LDA	Load A direct	0	0	1	1	0	1	0	1	13	INPUT/OUTPUT										
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16	IN	Input	1	1	0	1	1	0	1	1	10
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16	OUT	Output	1	1	0	1	0	0	1	1	10
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4	INCREMENT AND DECREMENT										
STACK OPS																					
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12	INR r	Increment register	0	0	D	D	D	1	0	0	4
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	12	DCR r	Decrement register	0	0	D	D	D	1	0	1	4
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	12	INR M	Increment memory	0	0	1	1	0	1	0	0	10
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	12	DCR M	Decrement memory	0	0	1	1	0	1	0	1	10
POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	1	10	INX B	Increment B & C registers	0	0	0	0	0	0	1	1	6
POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	1	10	INX D	Increment D & E registers	0	0	0	1	0	0	1	1	6
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	10	INX H	Increment H & L registers	0	0	1	0	0	0	1	1	6
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10	INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	6
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	16	DCX B	Decrement B & C	0	0	0	0	1	0	1	1	6
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6	DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6
JUMP																					
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10	DCX H	Decrement H & L	0	0	1	0	1	0	1	1	6
JC	Jump on carry	1	1	0	1	0	1	0	1	7/10	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	6
JNC	Jump on no carry	1	1	0	1	0	0	1	0	7/10	ADD										
JZ	Jump on zero	1	1	0	0	1	0	1	0	7/10	ADD r	Add register to A	1	0	0	0	0	S	S	S	4
JNZ	Jump on no zero	1	1	0	0	0	1	0	1	7/10	ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4
JP	Jump on positive	1	1	1	1	0	0	1	0	7/10	ADD M	Add memory to A	1	0	0	0	0	1	1	0	7
JM	Jump on minus	1	1	1	1	1	0	1	0	7/10	ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7
JPE	Jump on parity even	1	1	1	0	1	0	1	0	7/10	ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	7/10	ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	6	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
CALL																					
CALL	Call unconditional	1	1	0	0	1	1	0	1	18	DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	10
CC	Call on carry	1	1	0	1	1	1	0	0	9/18	DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
CNC	Call on no carry	1	1	0	1	0	1	0	0	9/18	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
CZ	Call on zero	1	1	0	0	1	1	0	0	9/18	SUBTRACT										
CNZ	Call on no zero	1	1	0	0	0	1	0	0	9/18	SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
CP	Call on positive	1	1	1	1	0	1	0	0	9/18	SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4
CM	Call on minus	1	1	1	1	1	1	0	0	9/18	SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
LOGICAL																					
ANA r	And register with A	1	0	1	0	0	S	S	S	4											

TABLE 8. INSTRUCTION SET SUMMARY (Continued)

Mnemonic	Description	Instruction Code[1]								Clock[2]	Mnemonic	Description	Instruction Code[1]								Clock[2]
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				Cycles	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4	RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4	SPECIALS										
ANA M	And memory with A	1	0	1	0	0	1	1	0	7	CMA	Complement A	0	0	1	0	1	1	1	1	4
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7	STC	Set carry	0	0	1	1	0	1	1	1	4
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7	CMC	Complement carry	0	0	1	1	1	1	1	1	4
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
ANI	And immediate with A	1	1	1	0	0	1	1	0	7	CONTROL										
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7	EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7	DI	Disable Interrupt	1	1	1	1	0	0	1	1	4
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7	NOP	No-operation	0	0	0	0	0	0	0	0	4
ROTATE											HLT	Halt	0	1	1	1	0	1	1	0	5
RLC	Rotate A left	0	0	0	0	0	1	1	1	4	NEW 8085A INSTRUCTIONS										
RRC	Rotate A right	0	0	0	0	1	1	1	1	4	RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
											SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	4

NOTES: 1. DDD or SSS: B-000, C-001, D-010, E-011, H-100, L-101, Memory-110, A-111.

2. Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.

*All mnemonics copyright ©Intel Corporation 1977



8155/8156/8155-2/8156-2

2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER

8085A	8085A-2	Compatible CPU	Chip Enable
8155	8155-2	ACTIVE LOW	
8156	8156-2	ACTIVE HIGH	

- 256 Word x 8 Bits
- 1 Programmable 6-Bit I/O Port
- Single +5V Power Supply
- Programmable 14-Bit Binary Counter/Timer
- Completely Static Operation
- Multiplexed Address and Data Bus
- Internal Address Latch
- 40 Pin DIP
- 2 Programmable 8 Bit I/O Ports


The 8155 and 8156 are RAM and I/O chips to be used in the MCS-85™ microcomputer system. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085A CPU. The 8155-2 and 8156-2 have maximum access times of 330 ns for use with the 8085A-2.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.


A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

MCS-80/85

PIN CONFIGURATION



BLOCK DIAGRAM



*: 8155/8155-2 = \overline{CE} , 8156/8156-2 = CE

8155/8156 PIN FUNCTIONS

Symbol	Function	Symbol	Function
RESET (input)	Pulse provided by the 8085A to initialize the system (connect to 8085A RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulses should typically be two 8085A clock cycle times.	ALE (input)	Address Latch Enable: This control signal latches both the address on the AD ₀₋₇ lines and the state of the Chip Enable and IO/ \overline{M} into the chip at the falling edge of ALE.
AD ₀₋₇ (input)	3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the 8155/56 on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/ \overline{M} input. The 8-bit data is either written into the chip or read from the chip, depending on the \overline{WR} or \overline{RD} input signal.	IO/ \overline{M} (input)	Selects memory if low and I/O and command/status registers if high.
CE or \overline{CE} (input)	Chip Enable: On the 8155, this pin is \overline{CE} and is ACTIVE LOW. On the 8156, this pin is CE and is ACTIVE HIGH.	PA ₀₋₇ (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
\overline{RD} (input)	Read control: Input low on this line with the Chip Enable active enables and AD ₀₋₇ buffers. If IO/ \overline{M} pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/status registers will be read to the AD bus.	PB ₀₋₇ (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
\overline{WR} (input)	Write control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending on IO/ \overline{M} .	PC ₀₋₅ (6) (input/output)	These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC ₀₋₅ are used as control signals, they will provide the following: PC ₀ — A INTR (Port A Interrupt) PC ₁ — \overline{ABF} (Port A Buffer Full) PC ₂ — \overline{ASTB} (Port A Strobe) PC ₃ — B INTR (Port B Interrupt) PC ₄ — \overline{BBF} (Port B Buffer Full) PC ₅ — B STB (Port B Strobe)
		TIMER IN (input)	Input to the counter-timer.
		$\overline{TIMER OUT}$ (output)	Timer output. This output can be either a square wave or a pulse depending on the timer mode.
		V _{CC}	+5 volt supply.
		V _{SS}	Ground Reference.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias 0°C to +70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1.5W

**COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 5\%$)


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC}+0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
I_{IL}	Input Leakage		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{LO}	Output Leakage Current		± 10	μA	$0.45\text{V} \leq V_{OUT} \leq V_{CC}$
I_{CC}	V_{CC} Supply Current		180	mA	
$I_{IL}(\text{CE})$	Chip Enable Leakage				
	8155		+100	μA	$V_{IN} = V_{CC}$ to 0V
	8156		-100	μA	

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 5\%$)

SYMBOL	PARAMETER	8155/8156		8155-2/8156-2 (Preliminary)		UNITS
		MIN.	MAX.	MIN.	MAX.	
t_{AL}	Address to Latch Set Up Time	50		30		ns
t_{LA}	Address Hold Time after Latch	80		30		ns
t_{LC}	Latch to READ/WRITE Control	100		40		ns
t_{RD}	Valid Data Out Delay from READ Control		170		140	ns
t_{AD}	Address Stable to Data Out Valid		400		330	ns
t_{LL}	Latch Enable Width	100		70		ns
t_{RDF}	Data Bus Float After READ	0	100	0	80	ns
t_{CL}	READ/WRITE Control to Latch Enable	20		10		ns
t_{CC}	READ/WRITE Control Width	250		200		ns
t_{DW}	Data In to WRITE Set Up Time	150		100		ns
t_{WD}	Data In Hold Time After WRITE	0		0		ns
t_{RV}	Recovery Time Between Controls	300		200		ns
t_{WP}	WRITE to Port Output		400		300	ns
t_{PR}	Port Input Setup Time	70		50		ns
t_{RP}	Port Input Hold Time	50		10		ns
t_{SBF}	Strobe to Buffer Full		400		300	ns
t_{SS}	Strobe Width	200		150		ns
t_{RBE}	READ to Buffer Empty		400		300	ns
t_{SI}	Strobe to INTR On		400		300	ns
t_{RDI}	READ to INTR Off		400		300	ns
t_{PSS}	Port Setup Time to Strobe Strobe	50		0		ns
t_{PHS}	Port Hold Time After Strobe	120		100		ns
t_{SBE}	Strobe to Buffer Empty		400		300	ns
t_{WBF}	WRITE to Buffer Full		400		300	ns
t_{WI}	WRITE to INTR Off		400		300	ns
t_{TL}	TIMER-IN to TIMER-OUT Low		400		300	ns
t_{TH}	TIMER-IN to TIMER-OUT High		400		300	ns
t_{RDE}	Data Bus Enable from READ Control	10		10		ns
t_1	TIMER-IN Low Time	80		40		ns
t_2	TIMER-IN High Time	120		70		ns

WAVEFORMS

a. Read Cycle



b. Write Cycle





Figure 1. 8155/8156 Read/Write Timing Diagrams

a. Strobed Input Mode



b. Strobed Output Mode






Figure 2. Strobed I/O Timing

MCS-80/85

a. Basic Input Mode



b. Basic Output Mode



*DATA BUS TIMING IS SHOWN IN FIGURE 7.

Figure 3. Basic I/O Timing Waveform

MCS-80/85




Figure 4. Timer Output Waveform Countdown from 5 to 1



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

8185*/8185-2**

1024 x 8-BIT STATIC RAM FOR MCS-85™

*Compatible with 8085A
 **Compatible with 8085A-2


- Multiplexed Address and Data Bus
- Low Standby Power Dissipation
- Directly Compatible with 8085A Microprocessor
- Single +5V Supply
- Low Operating Power Dissipation
- High Density 18-Pin Package

The Intel® 8185 is an 8192-bit static random access memory (RAM) organized as 1024 words by 8-bits using N-channel Silicon-Gate MOS technology. The multiplexed address and data bus allows the 8185 to interface directly to the 8085A microprocessor to provide a maximum level of system integration

The low standby power dissipation minimizes system power requirements when the 8185 is disabled.

The 8185-2 is a high-speed selected version of the 8185.


PIN CONFIGURATION



PIN NAMES

AD ₀ -AD ₇	ADDRESS/DATA LINES
A ₈ , A ₉	ADDRESS LINES
CS	CHIP SELECT
CE ₁	CHIP ENABLE (IO/M)
CE ₂	CHIP ENABLE
ALE	ADDRESS LATCH ENABLE
RD	READ ENABLE
WR	WRITE ENABLE

BLOCK DIAGRAM



MCS-80/85

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

OPERATIONAL DESCRIPTION

The 8185 has been designed to provide for direct interface to the multiplexed bus structure and bus timing of the 8085A microprocessor.

At the beginning of an 8185 memory access cycle, the 8-bit address on AD₀₋₇, A₈ and A₉, and the status of \overline{CE}_1 and CE₂ are all latched internally in the 8185 by the falling edge of ALE. If the latched status of both \overline{CE}_1 and CE₂ are active, the 8185 powers itself up, but no action occurs until the \overline{CS} line goes low and the appropriate RD or WR control signal input is activated.

The \overline{CS} input is not latched by the 8185 in order to allow the maximum amount of time for address decoding in selecting the 8185 chip. Maximum power consumption savings will occur, however, only when CE₁ and CE₂ are activated selectively to power down the 8185 when it is not in use. A possible connection would be to wire the 8085A's IO/M line to the 8185's CE₁ input, thereby keeping the 8185 powered down during I/O and interrupt cycles.

**TABLE 1.
 TRUTH TABLE FOR
 POWER DOWN AND FUNCTION ENABLE**

\overline{CE}_1	CE ₂	\overline{CS}	(CS*) ^[2]	8185 Status
1	X	X	0	Power Down and Function Disable ^[1]
X	0	X	0	Power Down and Function Disable ^[1]
0	1	1	0	Powered Up and Function Disable ^[1]
0	1	0	1	Powered Up and Enabled

Notes:

- X: Don't Care.
- 1: Function Disable implies Data Bus in high impedance state and not writing.
- 2: CS* = ($\overline{CE}_1 = 0$) • (CE₂ = 1) • ($\overline{CS} = 0$)
 CS* = 1 signifies all chip enables and chip select active

**TABLE 2.
 TRUTH TABLE FOR
 CONTROL AND DATA BUS PIN STATUS**

(CS*)	\overline{RD}	\overline{WR}	AD ₀₋₇ During Data Portion of Cycle	8185 Function
0	X	X	Hi-Impedance	No Function
1	0	1	Data from Memory	Read
1	1	0	Data to Memory	Write
1	1	1	Hi-Impedance	Reading, but not Driving Data Bus

Note:
 X: Don't Care.




Figure 1. 8185 in an MCS-85 System.

- 4 Chips:
- 2K Bytes ROM
- 1.25K Bytes RAM
- 38 I/O Lines
- 1 Counter/Timer
- 2 Serial I/O Lines
- 5 Interrupt Inputs

MUS-8U/85

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.5V to +7V
Power Dissipation	1.5W

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY
 Notice: This is not a final specification. Parametric limits are subject to change. Some

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC}+0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
V_{OH}	Output High Voltage	2.4			$I_{OH} = 400\mu\text{A}$
I_{IL}	Input Leakage		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{LO}	Output Leakage Current		± 10	μA	$0.45V \leq V_{OUT} \leq V_{CC}$
I_{CC}	V_{CC} Supply Current Powered Up		100	mA	
			25	mA	
	Powered Down				

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

Symbol	Parameter ^[1]	8185 Preliminary		8185-2 Preliminary		Units
		Min.	Max.	Min.	Max.	
t_{AL}	Address to Latch Set Up Time	50		30		ns
t_{LA}	Address Hold Time After Latch	80		30		ns
t_{LC}	Latch to READ/WRITE Control	100		40		ns
t_{RD}	Valid Data Out Delay from READ Control	170		140		ns
t_{LD}	ALE to Data Out Valid	300		200		ns
t_{LL}	Latch Enable Width	100		70		ns
t_{RDF}	Data Bus Float After READ	0	100	0	80	ns
t_{CL}	READ/WRITE Control to Latch Enable	20		10		ns
t_{CC}	READ/WRITE Control Width	250		200		ns
t_{DW}	Data In to WRITE Set Up Time	150		150		ns
t_{WD}	Data In Hold Time After WRITE	20		20		ns
t_{SC}	Chip Select Set Up to Control Line	10		10		ns
t_{CS}	Chip Select Hold Time After Control	10		10		ns
t_{ALCE}	Chip Enable Set Up to ALE Falling	30		10		ns
t_{LACE}	Chip Enable Hold Time After ALE	50		30		ns

Notes:

- All AC parameters are referenced at
 - 2.4V and .45V for inputs
 - 2.0V and .8V for outputs.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 2. 8185 Timing.

MCS-80/85

8218/8219

BIPOLAR MICROCOMPUTER BUS CONTROLLERS FOR MCS-80™ AND MCS-85™ FAMILIES


- 8218 for Use in MCS-80 Systems
- 8219 for Use in MCS-85 Systems
- Coordinates the Sharing of a Common Bus Between Several CPU's
- Reduces Component Count in Multimaster Bus Arbitration Logic
- Single +5 Volt Power Supply
- 28 Pin Package

The 8218 and 8219 Microcomputer Bus Controllers consist of control logic which allows a bus master device such as a CPU or DMA channel to interface with other masters on a common bus, sharing memory and I/O devices. The 8218 and 8219 consist of:

1. **Bus Arbitration Logic** which operates from the Bus Clock ($\overline{\text{BCLK}}$) and resolves bus contention between devices sharing a common bus.
2. **Timing Logic** which when initiated by the bus arbitration logic generates timing signals for the memory and I/O command lines to guarantee set-up and hold times of the address/data lines onto the bus. The timing logic also signals to the bus arbitration logic when the current data transfer is completed and the bus is no longer needed.
3. **Output Drive Logic** which contains the logic and output drivers for the memory and I/O command lines.

An external RC time constant is used with the timing logic to generate the guaranteed address set-up and hold times on the bus. The 8219 can interface directly to the 8085A CPU and the 8218 interfaces to the 8080A CPU chip and the 8257 DMA controller.


PIN CONFIGURATION



	8218	8219
(A)	IOWR	IO/M
(B)	MWTR	WR
(C)	IORR	RD
(D)	MRDR	ASRQ
(E)	BCR2	BCR2

N.C. = NO CONNECT

BLOCK DIAGRAM



MCS-80/85

8218/8219 PIN DEFINITIONS

Signals Interfaced Directly to the System Bus

BREQ (TTL Output)

The Bus-Request is used with a central parallel priority resolution circuit. It indicates that the device needs to access the bus for one or more data transfers. It is synchronized with the Bus Clock.

BUSY (Input, O.C. Output)

Bus-Busy indicates to all master devices on the bus that the bus is in use. It inhibits any other device from getting the bus. It is synchronized with Bus Clock.

BCLK (Input)

The negative edge of Bus-Clock is used to synchronize the bus contention resolution circuit asynchronously to the CPU clock. It has 100ns min. period, 35%-65% duty cycle. It may be slowed, single stepped or stopped.

BPRN (Input)

The Bus-Priority-In indicates to a device that no device of a higher priority is requesting the bus. It is synchronous with the Bus Clock.

BPRO (TTL Output)

The Bus-Priority-Out is used with serial priority resolution circuits. Priority may be transferred to the next lower in priority as $\overline{\text{BPRN}}$.

INIT (Input)

The Initialize resets the 8218/8219 to a known internal state.

MRDC (3-State Output)

The Memory-Read-Control indicates that the Master is requesting a read operation from the addressed location. It is asynchronous to the Bus Clock.

MWTC (3-State Output)

The Memory-Write-Control indicates that data and an address have been placed on the bus by the Master and the data is to be deposited at that location. It is asynchronous to the Bus Clock.

$\overline{\text{IORC}}$ (3-State Output)

The I/O-Read-Control indicates that the Master is requesting a read operation from the I/O device addressed. It is asynchronous to the Bus Clock.

$\overline{\text{IOWC}}$ (3-State Output)

The I/O-Write-Control indicates that Data and an I/O device address has been placed on the bus by the Master and the data is to be deposited to the I/O device.

Signals Generated or Received by the Bus Master

BCR1/ $\overline{\text{BCR2}}$ (Inputs)

Bus-Control-Request 1 or Bus-Control-Request 2 indicate to the 8218/8219 that the Master device is making a request to control the bus. $\overline{\text{BCR2}}$ is active low in the 8218 ($\overline{\text{BCR2}}$). $\overline{\text{BCR2}}$ is active high in the 8219.

RSTB (Input)

Request-Strobe latches the status of $\overline{\text{BCR1}}$ and $\overline{\text{BCR2}}$ into the 8218/8219. The strobe is active low in the 8218 and negative edge triggered in the 8219.

$\overline{\text{ADEN}}$ (TTL Output)

Address-and-Data-Enable indicates the Master has control of the bus. It is often used to enable Address and Data Buffers on the bus. It is synchronous with Bus Clock.

RDD (TTL Output)

Read-Data controls the direction of the bi-directional data bus drivers. It is asynchronous to the Bus Clock. A high on RDD indicates a read mode by the master.

OVRD (Input)

Override inhibits automatic deselect between transfers caused by a higher priority bus request. May be used for consecutive data transfers such as read-modify-write operations. It is asynchronous to the Bus Clock.

XSTR (Input, Rising-Edge-Triggered)

Transfer-Start-Request indicates to the 8218/8219 that a new data transfer cycle is requested to start. It is raised for each new word transfer in a multiple data word transfer. It is asynchronous to the Bus Clock.

$\overline{\text{XCP}}$ (Input, Falling-Edge-Triggered)

Transfer-Complete indicates to the 8218/8219 that the data has been received by the slave device in a write cycle or transmitted by the slave and received by master in a read cycle. It is asynchronous to the Bus Clock.

$\overline{\text{XCY}}$ (TTL Output)

Indicates that a data transfer is in progress. It is asynchronous to the Bus Clock.

$\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{IO/M}}$ (8219 Only) (Inputs from 8085 to the 8219)

WRITE, READ, IO/Memory are the control request inputs used by the 8085 and are internally decoded by the 8219 to produce the request signals $\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$. They are asynchronous to the Bus Clock.

$\overline{\text{ASRQ}}$ (8219 Only) (Input from 8085 System)

Can be used for interrupt status from the 8085. Acts like a level sensitive asynchronous bus request — no RSTB needed. It is asynchronous to the Bus Clock.

$\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$ (8218 Only) (Inputs from 8080 or 8257 to the 8218)

Memory-Read-Request, Memory-Write-Request, I/O-Read-Request, or I/O-Write-Request indicate that address and data have been placed on the bus and the appropriate request is being made to the addressed device. Only one of these inputs should be active at any one time. They are asynchronous to the Bus Clock.

ANYR (TTL Output)

Any-Request is the logical OR of the active state of $\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$. It may be tied to XSTR when the rising edge of ANYR is used to initiate a transfer.

DLYADJ (Input)

Delay-Adjust is used for connection of an external capacitor and resistor to ground to adjust the required set-up and hold time of address to control signal.

8218/8219 FUNCTIONAL DESCRIPTION

The 8218/8219 is a bipolar Bus Control Chip which reduces component count in the interface between a master device and the system Bus. (Master device: 8080, 8085, 8257 (DMA).)

The 8218 and 8219 serve three major functions:

1. Resolve bus contention.
2. Guarantee set-up and hold time of address/data lines to I/O and Memory read/write control signals (adjustable by external capacitor).
3. Provide sufficient drive on all bus command lines.

Bus Arbitration Logic

Bus Arbitration Logic activity begins when the Master makes a request for use of the bus on $\overline{BCR1}$ or $\overline{BCR2}$. The request is strobed in by \overline{RSTB} . Following the next two falling edges of the bus clock (BCLK) the 8218/8219

outputs a bus request (\overline{BREQ}) and forces Bus Priority Out inactive (\overline{BPRO}). See Figures 1a and 1b.

\overline{BREQ} is used for requesting the bus when priority is decided by a parallel priority resolver circuit.

\overline{BPRO} is used to allow lower priority devices to gain the bus when a serial priority resolving structure is used. \overline{BPRO} would go to \overline{BPRN} of the next lower priority Master.

When priority is granted to the Master (a low on \overline{BPRN} and a high on \overline{BUSY}) the Master outputs a \overline{BUSY} signal on the next falling edge of \overline{BCLK} . The \overline{BUSY} signal locks the master onto the bus and prohibits the enable of any other masters onto the bus.

At the same time \overline{BUSY} goes active, Address and Data Enable (\overline{ADEN}) goes active signifying that the Master has control of the bus. \overline{ADEN} is often used to enable the bus drivers.

The Bus will be released only if the master loses priority; is not in the middle of a transfer, and Override is not active or, if the Master stops requesting the bus, is not in the middle of a data transfer, and Override is not active. \overline{ADEN} then goes inactive.

Provision has been made in the 8218 to allow bus-synchronous requests. This mode is activated when $\overline{BCR1}$, $\overline{BCR2}$ and \overline{RSTB} are all low. This action asynchronously sets the synchronization flip flop (FF2) in Figure 1a.




FIGURE 1a. 8218 BUS ARBITRATION LOGIC

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.




FIGURE 1b. 8219 BUS ARBITRATION LOGIC

Timing Logic

Timing Logic activity begins with the rising edge of XSTR (Transfer Start Request) or with \overline{ADEN} going active, whichever occurs second. This action causes \overline{XCY} (Transfer Cycle) to go active. 50-200ns later (depending on resistance and capacitance at DLYADJ) the appropriate Control Outputs will go active if the control input is active.

XSTR can be raised after the command goes active in the current transfer cycle so that a new transfer can be initiated immediately after the current transfer is complete.

A negative going edge on \overline{XCP} (Transfer Complete) will cause the Control Outputs (MRDC, etc.) to go inactive. 50-200ns later (depending on capacitance at DLYADJ) \overline{XCY} will go inactive indicating the transfer cycle is completed.

Additional logic within the 8218/8219 guarantees that if a transfer cycle is started (\overline{XCY} is active), but the bus is not requested (BREQ is inactive) and there is no command request input (ANYR is output low), then the transfer cycle will be cleared. This allows the bus to be released in applications where advanced bus requests are generated but the processor enters a HALT mode.




FIGURE 2a. 8218 CONTROL LOGIC

Control Logic

The control outputs are generated in the 8219 by decoding the 8085 system control outputs (i.e., RD, WR, IO/M) or in the 8218 by directly buffering the control inputs to the control outputs for use in an 8080 or DMA system (see Figures 2a and 2b). The control outputs may be held high (inactive) by the Timing Logic. Also the control outputs are enabled when the Master gains control of the bus and disabled when control is relinquished.

The Control Logic also has two other outputs, ANYR (Any Request) and RDD (Read Data). ANYR goes high (active) if any control requests (IOWR, etc.) are active. RDD controls the direction of the Masters Bi-directional Data Bus Drivers. The Bus Driver will always be in the Write mode (RDD = Low) except from the start of a Read Control Request to 25 to 70ns after XCP is activated.




FIGURE 2b. 8219 CONTROL LOGIC

MCS-80/85

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Supply Voltage (V _{CC})	-0.5V to +7V
Input Voltage	-1.0V to V _{CC} + 0.25V
Output Current	100mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. AND OPERATING CHARACTERISTICS T_A = 0°C to 70°C; V_{CC} = 5V ± 5%

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _C	Input Clamp Voltage			-1.0	V	V _{CC} = 4.75V, I _C = -5mA
I _F	Input Load Current MRDR/INTA/MWTR/WR IORR/RD, IOWR/IO/M			-0.5	mA	V _{CC} = 5.25V V _F = 0.45V
	Other			-0.5	mA	
I _R	Input Leakage Current			100	μA	V _{CC} = 5.25 V _R = 5.25
V _{TH}	Input Threshold Voltage	0.8		2.0	V	V _{CC} = 5V
I _{CC}	Power Supply Current		200	240	mA	V _{CC} = 5.25V
V _{OL}	Output Low Voltage					V _{CC} = 4.75
	MRDC, MWTC, IORC, IOWC			0.45	V	I _{OL} = 32mA
	BREQ, BUSY			0.45	V	I _{OL} = 20mA
	XCY, RDD, ADEN			0.45	V	I _{OL} = 16mA
V _{OH}	Output High Voltage					V _{CC} = 4.75V
	MRDC, MWTC, IORC, IOWC BUSY O.C.	2.4				I _{OH} = -2mA
	All Other Outputs	2.4				I _{OH} = -400μA
I _{OS}	Short Circuit Output Current	-10		-90	mA	V _{CC} = 5.25V, V _O = 0V
I _O (OFF)	Tri-State Output Current			-100	μA	V _{CC} = 5.25V, V _O = 0.45V
				+100	μA	V _{CC} = 5.25V, V _O = 5.25V

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t _{BCY}	Bus Clock Cycle Time	100			ns	35% to 65% Duty Cycle
t _{PW}	Bus Clock Pulse Width	35		0.65 t _{BCY}	ns	
t _{RQS}	$\overline{\text{RSTB}}$ to $\overline{\text{BCLK}}$ Set-Up Time	25			ns	
t _{CSS}	BCR ₁ and $\overline{\text{BCR}}_2$ to $\overline{\text{RSTB}}$ Set-Up Time	15			ns	
t _{CSH}	BCR ₁ and $\overline{\text{BCR}}_2$ to $\overline{\text{RSTB}}$ Hold Time	15			ns	
t _{RQD}	$\overline{\text{BCLK}}$ to $\overline{\text{BREQ}}$ Delay			35	ns	
t _{PRNS}	$\overline{\text{BPRN}}$ to $\overline{\text{BCLK}}$ Set-Up Time	23			ns	
t _{BNO}	$\overline{\text{BRPN}}$ to $\overline{\text{BPRO}}$ Delay			30	ns	
t _{BYD}	$\overline{\text{BCLK}}$ to $\overline{\text{BUSY}}$ Delay			55	ns	
t _{CAD}	$\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$ to ANYR Delay			30	ns	
t _{SXD}	XSTR to $\overline{\text{XC}}_Y$ Delay			40	ns	
t _{SCD}	XSTR to $\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$ Delay	50		200	ns	Adjustable by External R/C
t _{XSW}	XSTR Pulse Width	30			ns	
t _{XCD}	$\overline{\text{XCP}}$ to $\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$ Delay			50	ns	
t _{XCW}	$\overline{\text{XCP}}$ Pulse Width	35			ns	
t _{CCD}	$\overline{\text{XCP}}$ to $\overline{\text{XC}}_Y$ Delay	50		200	ns	Adjustable by External R/C
t _{CMD}	$\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$ to $\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$			35	ns	
t _{CRD}	$\overline{\text{MRDR}}$, $\overline{\text{MWTR}}$, $\overline{\text{IORR}}$, $\overline{\text{IOWR}}$ to $\overline{\text{RDD}}$ Delay			25	ns	
t _{rw}	$\overline{\text{RSTB}}$ Min. Neg. Pulse Width	30			ns	
t _{CPD}	$\overline{\text{BCLK}}$ to $\overline{\text{BPRO}}$ Delay			40	ns	
t _{XRD}	$\overline{\text{XCP}}$ to $\overline{\text{RDD}}$ Delay	25		70	ns	

**8218/19 XSTR TO OUTPUT COMMAND DELAY
 ONESHOT DELAY VS. DELAY ADJUST CAPACITANCE AND RESISTANCE**


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




FIGURE 3a. 8218/8219 SYNCHRONOUS BUS TIMING (SYSTEM BUS PREVIOUSLY NOT IN USE).




FIGURE 3b. 8218/8219 CONTROL CYCLE (SYSTEM BUS PREVIOUSLY NOT IN USE).




FIGURE 3c. 8218/8219 BUS CONTROL EXCHANGE (MASTER NO. 1 LEAVING BUS AND MASTER NO. 2 GETTING ON BUS).

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




FIGURE 4a. MCS-80 CPU WITH 8218.




FIGURE 4b. MCS-85 CPU WITH 8219.

MCS-80/85






FIGURE 4c. MCS-85 CPU WITH 8219 USING LOCAL MEMORY.



"DAISY CHAIN" CONFIGURATION



PARALLEL REQUEST CONFIGURATION

FIGURE 5. TWO METHODS OF CONNECTING MULTIPLE 8218/8219's TO RESOLVE BUS CONTENTION AMONG MULTIPLE MASTERS.

MCS-80/85




8257/8257-5 PROGRAMMABLE DMA CONTROLLER

- MCS-85™ Compatible 8257-5
- Terminal Count and Modulo 128 Outputs
- 4-Channel DMA Controller
- Single TTL Clock
- Priority DMA Request Logic
- Single +5V Supply
- Channel Inhibit Logic
- Auto Load Mode

The Intel® 8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus in accomplished via the CPU's hold function. The 8257 has priority logic that resolves the peripherals requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers. The 8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS	AEN	ADDRESS ENABLE
A ₇ -A ₀	ADDRESS BUS	ADSTB	ADDRESS STROBE
I/OR	I/O READ	TC	TERMINAL COUNT
I/OW	I/O WRITE	MARK	MODULO 128 MARK
MEMR	MEMORY READ	DRQ ₃ -DRQ ₀	DMA REQUEST INPUT
MEMW	MEMORY WRITE	DACK ₃ -DACK ₀	DMA ACKNOWLEDGE OUT
CLK	CLOCK INPUT	CS	CHIP SELECT
RESET	RESET INPUT	V _{cc}	+5 VOLTS
READY	READY	GND	GROUND
HRQ	HOLD REQUEST (TO 8080A)		
HLDA	HOLD ACKNOWLEDGE (FROM 8080A)		

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8257 is a programmable, Direct Memory Access (DMA) device which, when coupled with a single Intel® 8212 I/O port device, provides a complete four-channel DMA controller for use in Intel® microcomputer systems. After being initialized by software, the 8257 can transfer a block of data, containing up to 16,384 bytes, between memory and a peripheral device directly, without further intervention required of the CPU. Upon receiving a DMA transfer request from an enabled peripheral, the 8257:

1. Acquires control of the system bus.
2. Acknowledges that requesting peripheral which is connected to the highest priority channel.
3. Outputs the least significant eight bits of the memory address onto system address lines A_0 - A_7 , outputs the most significant eight bits of the memory address to the 8212 I/O port via the data bus (the 8212 places these address bits on lines A_8 - A_{15}), and
4. Generates the appropriate memory and I/O read/write control signals that cause the peripheral to receive or deposit a data byte directly from or to the addressed location in memory.

The 8257 will retain control of the system bus and repeat the transfer sequence, as long as a peripheral maintains its DMA request. Thus, the 8257 can transfer a block of data to/from a high speed peripheral (e.g., a sector of data on a floppy disk) in a single "burst". When the specified number of data bytes have been transferred, the 8257 activates its Terminal Count (TC) output, informing the CPU that the operation is complete.

The 8257 offers three different modes of operation: (1) DMA read, which causes data to be transferred from memory to a peripheral; (2) DMA write, which causes data to be transferred from a peripheral to memory; and (3) DMA verify, which does not actually involve the transfer of data. When an 8257 channel is in the DMA verify mode, it will respond the same as described for transfer operations, except that no memory or I/O read/write control signals will be generated, thus preventing the transfer of data. The 8257, however, will gain control of the system bus and will acknowledge the peripheral's DMA request for each DMA cycle. The peripheral can use these acknowledge signals to enable an internal access of each byte of a data block in order to execute some verification procedure, such as the accumulation of a CRC (Cyclic Redundancy Code) checkword. For example, a block of DMA verify cycles might follow a block of DMA read cycles (memory to peripheral) to allow the peripheral to verify its newly acquired data.

Block Diagram Description

1. DMA Channels

The 8257 provides four separate DMA channels (labeled CH-0 to CH-3). Each channel includes two sixteen-bit registers: (1) a DMA address register, and (2) a terminal count register. Both registers must be initialized before a channel is enabled. The DMA address register is loaded with the address of the first memory location to be accessed. The value loaded into the low-order 14-bits of the terminal count register specifies the number of DMA cycles minus one before the Terminal Count (TC) output is activated. For instance, a terminal count of 0 would cause the TC output to be active in the first DMA cycle for that channel. In general, if N = the number of desired DMA cycles, load the value $N-1$ into the low-order 14-bits of the terminal count register. The most significant two bits of the terminal count register specify the type of DMA operation for that channel.




Figure 1. 8257 Block Diagram Showing DMA Channels

These two bits are not modified during a DMA cycle, but can be changed between DMA blocks.

Each channel accepts a DMA Request (DRQ_n) input and provides a DMA Acknowledge (DACK_n) output.

(DRQ 0-DRQ 3)

DMA Request: These are individual asynchronous channel request inputs used by the peripherals to obtain a DMA cycle. If not in the rotating priority mode then DRQ 0 has the highest priority and DRQ 3 has the lowest. A request can be generated by raising the request line and holding it high until DMA acknowledge. For multiple DMA cycles (Burst Mode) the request line is held high until the DMA acknowledge of the last cycle arrives.

(DACK 0 - DACK 3)

DMA Acknowledge: An active low level on the acknowledge output informs the peripheral connected to that channel that it has been selected for a DMA cycle. The DACK output acts as a "chip select" for the peripheral device requesting service. This line goes active (low) and inactive (high) once for each byte transferred even if a burst of data is being transferred.

2. Data Bus Buffer

This three-state, bi-directional, eight bit buffer interfaces the 8257 to the system data bus.

(D₀-D₇)

Data Bus Lines: These are bi-directional three-state lines. When the 8257 is being programmed by the CPU, eight-bits of data for a DMA address register, a terminal count register or the Mode Set register are received on the data bus. When the CPU reads a DMA address register, a terminal count register or the Status register, the data is sent to the CPU over the data bus. During DMA cycles (when the 8257 is the bus master), the 8257 will output the most significant eight-bits of the memory address (from one of the DMA address registers) to the 8212 latch via the data bus. These address bits will be transferred at the beginning of the DMA cycle; the bus will then be released to handle the memory data transfer during the balance of the DMA cycle.

BIT 15	BIT 14	TYPE OF DMA OPERATION
0	0	Verify DMA Cycle
0	1	Write DMA Cycle
1	0	Read DMA Cycle
1	1	(Illegal)




Figure 2. 8257 Block Diagram Showing Data Bus Buffer

3. Read/Write Logic

When the CPU is programming or reading one of the 8257's registers (i.e., when the 8257 is a "slave" device on the system bus), the Read/Write Logic accepts the I/O Read ($\overline{I/O\overline{R}}$) or I/O Write ($\overline{I/O\overline{W}}$) signal, decodes the least significant four address bits, (A_0-A_3), and either writes the contents of the data bus into the addressed register (if $\overline{I/O\overline{W}}$ is true) or places the contents of the addressed register onto the data bus (if $\overline{I/O\overline{R}}$ is true).

During DMA cycles (i.e., when the 8257 is the bus "master"), the Read/Write Logic generates the I/O read and memory write (DMA write cycle) or I/O Write and memory read (DMA read cycle) signals which control the data link with the peripheral that has been granted the DMA cycle.

Note that during DMA transfers Non-DMA I/O devices should be de-selected (disabled) using "AEN" signal to inhibit I/O device decoding of the memory address as an erroneous device address.

$\overline{I/O\overline{R}}$

I/O Read: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the 8-bit status register or the upper/lower byte of a 16-bit DMA address register or terminal count register to be read. In the "master" mode, $\overline{I/O\overline{R}}$ is a control output which is used to access data from a peripheral during the DMA write cycle.

$\overline{I/O\overline{W}}$

I/O Write: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the contents of the data bus to be loaded into the 8-bit mode set register or the upper/lower byte of a 16-bit DMA address register or terminal count register. In the "master" mode, $\overline{I/O\overline{W}}$ is a control output which allows data to be output to a peripheral during a DMA read cycle.

(CLK)

Clock Input: Generally from an Intel® 8224 Clock Generator device. (ϕ 2 TTL) or Intel® 8085A CLK output.

(RESET)

Reset: An asynchronous input (generally from an 8224 or 8085 device) which disables all DMA channels by clearing the mode register and 3-states all control lines.

(A_0-A_3)

Address Lines: These least significant four address lines are bi-directional. In the "slave" mode they are inputs which select one of the registers to be read or programmed. In the "master" mode, they are outputs which constitute the least significant four bits of the 16-bit memory address generated by the 8257.

(\overline{CS})

Chip Select: An active-low input which enables the I/O Read or I/O Write input when the 8257 is being read or programmed in the "slave" mode. In the "master" mode, \overline{CS} is automatically disabled to prevent the chip from selecting itself while performing the DMA function.




Figure 5. 8257 Block Diagram Showing Read/Write Logic Function

MCS-80/85

4. Control Logic

This block controls the sequence of operations during all DMA cycles by generating the appropriate control signals and the 16-bit address that specifies the memory location to be accessed.

(A₄-A₇)

Address Lines: These four address lines are three-state outputs which constitute bits 4 through 7 of the 16-bit memory address generated by the 8257 during all DMA cycles.

(READY)

Ready: This asynchronous input is used to elongate the memory read and write cycles in the 8257 with wait states if the selected memory requires longer cycles.

(HRQ)

Hold Request: This output requests control of the system bus. In systems with only one 8257, HRQ will normally be applied to the HOLD input on the CPU.

(HLDA)

Hold Acknowledge: This input from the CPU indicates that the 8257 has acquired control of the system bus.

(MEMR)

Memory Read: This active-low three-state output is used to read data from the addressed memory location during DMA Read cycles.

(MEMW)

Memory Write: This active-low three-state output is used to write data into the addressed memory location during DMA Write cycles.

(ADSTB)

Address Strobe: This output strobes the most significant byte of the memory address into the 8212 device from the data bus.

(AEN)

Address Enable: This output is used to disable (float) the System Data Bus and the System Control Bus. It may also be used to disable (float) the System Address Bus by use of an enable on the Address Bus drivers in systems to inhibit non-DMA devices from responding during DMA cycles. It may be further used to isolate the 8257 data bus from the System Data Bus to facilitate the transfer of the 8 most significant DMA address bits over the 8257 data I/O pins without subjecting the System Data Bus to any timing constraints for the transfer. When the 8257 is used in an I/O device structure (as opposed to memory mapped), this AEN output should be used to disable the selection of an I/O device when the DMA address is on the address bus. The I/O device selection should be determined by the DMA acknowledge outputs for the 4 channels.

(TC)

Terminal Count: This output notifies the currently selected peripheral that the present DMA cycle should be the last cycle for this data block. If the TC STOP bit in the Mode Set register is set, the selected channel will be automatically disabled at the end of that DMA cycle. TC is activated when the 14-bit value in the selected channel's terminal count register equals zero. Recall that the low-order 14-bits of the terminal count register should be loaded with the values (n-1), where n = the desired number of the DMA cycles.

(MARK)

Modulo 128 Mark: This output notifies the selected peripheral that the current DMA cycle is the 128th cycle since the previous MARK output. MARK always occurs at 128 (and all multiples of 128) cycles from the end of the data block. Only if the total number of DMA cycles (n) is evenly divisible by 128 (and the terminal count register was loaded with n-1), will MARK occur at 128 (and each succeeding multiple of 128) cycles from the beginning of the data block.





Figure 4. 8257 Block Diagram Showing Control Logic and Mode Set Register

5. Mode Set Register

When set, the various bits in the Mode Set register enable each of the four DMA channels, and allow four different options for the 8257:




The Mode Set register is normally programmed by the CPU after the DMA address register(s) and terminal count register(s) are initialized. The Mode Set Register is cleared by the RESET input, thus disabling all options, inhibiting all channels, and preventing bus conflicts on power-up. A channel should not be left enabled unless its DMA address and terminal count registers contain valid values; otherwise, an inadvertent DMA request (DRQn) from a peripheral could initiate a DMA cycle that would destroy memory data.

The various options which can be enabled by bits in the Mode Set register are explained below:

Rotating Priority Bit 4

In the Rotating Priority Mode, the priority of the channels has a circular sequence. After each DMA cycle, the priority of each channel changes. The channel which had just been serviced will have the lowest priority.



If the ROTATING PRIORITY bit is not set (set to a zero), each DMA channel has a fixed priority. In the fixed priority mode, Channel 0 has the highest priority and Channel 3 has the lowest priority. If the ROTATING PRIORITY bit is set to a one, the priority of each channel changes after each DMA cycle (not each DMA request). Each channel moves up to the next highest priority assignment, while the channel which has just been serviced moves to the lowest priority assignment:

	CHANNEL → JUST SERVICED	CH-0	CH-1	CH-2	CH-3
Priority → Assignments	Highest	CH-1	CH-2	CH-3	CH-0
		CH-2	CH-3	CH-0	CH-1
		CH-3	CH-0	CH-1	CH-2
	Lowest	CH-0	CH-1	CH-2	CH-3

Note that rotating priority will prevent any one channel from monopolizing the DMA mode; consecutive DMA cycles will service different channels if more than one channel is enabled and requesting service. There is no overhead penalty associated with this mode of operation. All DMA operations began with Channel 0 initially assigned to the highest priority for the first DMA cycle.

Extended Write Bit 5

If the EXTENDED WRITE bit is set, the duration of both the MEMW and I/OV signals is extended by activating them earlier in the DMA cycle. Data transfers within micro-computer systems proceed asynchronously to allow use of various types of memory and I/O devices with different access times. If a device cannot be accessed within a specific amount of time it returns a "not ready" indication to the 8257 that causes the 8257 to insert one or more wait states in its internal sequencing. Some devices are fast enough to be accessed without the use of wait states, but if they generate their READY response with the leading edge of the I/OV or MEMW signal (which generally occurs late in the transfer sequence), they would normally cause the 8257 to enter a wait state because it does not receive READY in time. For systems with these types of devices, the Extended Write option provides alternative timing for the I/O and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257, thus increasing system throughput.

TC Stop Bit 6

If the TC STOP bit is set, a channel is disabled (i.e., its enable bit is reset) after the Terminal Count (TC) output goes true, thus automatically preventing further DMA operation on that channel. The enable bit for that channel must be re-programmed to continue or begin another DMA operation. If the TC STOP bit is not set, the occurrence of the TC output has no effect on the channel enable bits. In this case, it is generally the responsibility of the peripheral to cease DMA requests in order to terminate a DMA operation.

Auto Load Bit 7

The Auto Load mode permits Channel 2 to be used for repeat block or block chaining operations, without immediate software intervention between blocks. Channel 2 registers are initialized as usual for the first data block; Channel 3 registers, however, are used to store the block re-initialization parameters (DMA starting address, terminal count and DMA transfer mode). After the first block of DMA cycles is executed by Channel 2 (i.e., after the TC output goes true), the parameters stored in the Channel 3 registers are transferred to Channel 2 during an "update" cycle. Note that the TC STOP feature, described above, has no effect on Channel 2 when the Auto Load bit is set.


MCS-80/85

If the Auto Load bit is set, the initial parameters for Channel 2 are automatically duplicated in the Channel 3 registers when Channel 2 is programmed. This permits repeat block operations to be set up with the programming of a single channel. Repeat block operations can be used in applications such as CRT refreshing. Channels 2 and 3 can still be loaded with separate values if Channel 2 is loaded before loading Channel 3. Note that in the Auto Load mode, Channel 3 is still available to the user if the Channel 3 enable bit is set, but use of this channel will change the values to be auto loaded into Channel 2 at update time. All that is necessary to use the Auto Load feature for chaining operations is to reload Channel 3 registers at the conclusion of each update cycle with the new parameters for the next data block transfer.

Each time that the 8257 enters an update cycle, the update flag in the status register is set and parameters in Channel 3 are transferred to Channel 2, non-destructively for Channel 3. The actual re-initialization of Channel 2 occurs at the beginning of the next channel 2 DMA cycle after the TC cycle. This will be the first DMA cycle of the new data block for Channel 2. The update flag is cleared at the conclusion of this DMA cycle. For chaining operations, the update flag in the status register can be monitored by the CPU to determine when the re-initialization process has been completed so that the next block parameters can be safely loaded into Channel 3.

6. Status Register

The eight-bit status register indicates which channels have reached a terminal count condition and includes the update flag described previously.



The TC status bits are set when the Terminal Count (TC) output is activated for that channel. These bits remain set until the status register is read or the 8257 is reset. The UPDATE FLAG, however, is not affected by a status register read operation. The UPDATE FLAG can be cleared by resetting the 8257, by changing to the non-auto load mode (i.e., by resetting the AUTO LOAD bit in the Mode Set register) or it can be left to clear itself at the completion of the update cycle. The purpose of the UPDATE FLAG is to prevent the CPU from inadvertently skipping a data block by overwriting a starting address or terminal count in the Channel 3 registers before those parameters are properly auto-loaded into Channel 2.

The user is cautioned against reading the TC status register and using this information to reenable channels that have not completed operation. Unless the DMA channels are inhibited a channel could reach terminal count (TC) between the status read and the mode write. DMA can be inhibited by a hardware gate on the HRQ line or by disabling channels with a mode word before reading the TC status.

MCS-80/85




Figure 5. Autoload Timing

OPERATIONAL SUMMARY

Programming and Reading the 8257 Registers

There are four pairs of "channel registers": each pair consisting of a 16-bit DMA address register and a 16-bit terminal count register (one pair for each channel). The 8257 also includes two "general registers": one 8-bit Mode Set register and one 8-bit Status register. The registers are loaded or read when the CPU executes a write or read instruction that addresses the 8257 device and the appropriate register within the 8257. The 8228 generates the appropriate read or write control signal (generally I/OR or I/OW while the CPU places a 16-bit address on the system address bus, and either outputs the data to be written onto the system data bus or accepts the data being read from the data bus. All or some of the most significant 12 address bits A₄-A₁₅ (depending on the systems memory, I/O configuration) are usually decoded to produce the chip select (\overline{CS}) input to the 8257. An I/O Write input (or Memory Write in memory mapped I/O configurations, described below) specifies that the addressed register is to be programmed, while an I/O Read input (or Memory Read) specifies that the addressed register is to be read. Address bit 3 specifies whether a "channel register" (A₃ = 0) or the Mode Set (program only)/Status (read only) register (A₃ = 1) is to be accessed.

The least significant three address bits, A₀-A₂, indicate the specific register to be accessed. When accessing the Mode Set or Status register, A₀-A₂ are all zero. When accessing a channel register bit A₀ differentiates between the DMA address register (A₀ = 0) and the terminal count register (A₀ = 1), while bits A₁ and A₂ specify one of the


CONTROL INPUT	\overline{CS}	$\overline{I/OW}$	$\overline{I/OR}$	A ₃
Program Half of a Channel Register	0	0	1	0
Read Half of a Channel Register	0	1	0	0
Program Mode Set Register	0	0	1	1
Read Status Register	0	1	0	1

four channels. Because the "channel registers" are 16-bits, two program instruction cycles are required to load or read an entire register. The 8257 contains a first/last (F/L) flip flop which toggles at the completion of each channel program or read operation. The F/L flip flop determines whether the upper or lower byte of the register is to be accessed. The F/L flip flop is reset by the RESET input and whenever the Mode Set register is loaded. To maintain proper synchronization when accessing the "channel registers" all channel command instruction operations should occur in pairs, with the lower byte of a register always being accessed first. Do not allow \overline{CS} to clock while either $\overline{I/OR}$ or $\overline{I/OW}$ is active, as this will cause an erroneous F/L flip flop state. In systems utilizing an interrupt structure, interrupts should be disabled prior to any paired programming operations to prevent an interrupt from splitting them. The result of such a split would leave the F/L F/F in the wrong state. This problem is particularly obvious when other DMA channels are programmed by an interrupt structure.

8257 Register Selection

REGISTER	BYTE	ADDRESS INPUTS				F/L	*BI-DIRECTIONAL DATA BUS							
		A ₃	A ₂	A ₁	A ₀		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CH-0 DMA Address	LSB	0	0	0	0	0	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
	MSB	0	0	0	0	1	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈
CH-0 Terminal Count	LSB	0	0	0	1	0	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
	MSB	0	0	0	1	1	Rd	Wr	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C ₉	C ₈
CH-1 DMA Address	LSB	0	0	1	0	0	Same as Channel 0							
	MSB	0	0	1	0	1	Same as Channel 0							
CH-1 Terminal Count	LSB	0	0	1	1	0	Same as Channel 0							
	MSB	0	0	1	1	1	Same as Channel 0							
CH-2 DMA Address	LSB	0	1	0	0	0	Same as Channel 0							
	MSB	0	1	0	0	1	Same as Channel 0							
CH-2 Terminal Count	LSB	0	1	0	1	0	Same as Channel 0							
	MSB	0	1	0	1	1	Same as Channel 0							
CH-3 DMA Address	LSB	0	1	1	0	0	Same as Channel 0							
	MSB	0	1	1	0	1	Same as Channel 0							
CH-3 Terminal Count	LSB	0	1	1	1	0	Same as Channel 0							
	MSB	0	1	1	1	1	Same as Channel 0							
MODE SET (Program only)	—	1	0	0	0	0	AL	TCS	EW	RP	EN3	EN2	EN1	EN0
STATUS (Read only)	—	1	0	0	0	0	0	0	0	UP	TC3	TC2	TC1	TC0

*A₀-A₁₅: DMA Starting Address, C₀-C₁₃: Terminal Count value (N-1), Rd and Wr: DMA Verify (00), Write (01) or Read (10) cycle selection, AL: Auto Load, TCS: TC STOP, EW: EXTENDED WRITE, RP: ROTATING PRIORITY, EN3-EN0: CHANNEL ENABLE MASK, UP: UPDATE FLAG, TC3-TC0: TERMINAL COUNT STATUS BITS.



1 DRQn refers to any DRQ line on an enabled DMA channel.

Figure 6. DMA Operation State Diagram

DMA OPERATION

Single Byte Transfers

A single byte transfer is initiated by the I/O device raising the DRQ line of one channel of the 8257. If the channel is enabled, the 8257 will output a HRQ to the CPU. The 8257 now waits until a HLDA is received insuring that the system bus is free for its use. Once HLDA is received the DACK line for the requesting channel is activated (LOW). The DACK line acts as a chip select for the requesting I/O device. The 8257 then generates the

read and write commands and byte transfer occurs between the selected I/O device and memory. After the transfer is complete, the DACK line is set HIGH and the HRQ line is set LOW to indicate to the CPU that the bus is now free for use. DRQ must remain HIGH until DACK is issued to be recognized and must go LOW before S4 of the transfer sequence to prevent another transfer from occurring. (See timing diagram.)

Consecutive Transfers

If more than one channel requests service simultaneously, the transfer will occur in the same way a burst does. No overhead is incurred by switching from one channel to another. In each S4 the DRQ lines are sampled and the highest priority request is recognized during the next transfer. A burst mode transfer in a lower priority channel will be overridden by a higher priority request. Once the high priority transfer has completed control will return to the lower priority channel if its DRQ is still active. No extra cycles are needed to execute this sequence and the HRQ line remains active until all DRQ lines go LOW.

Control Override

The continuous DMA transfer mode described above can be interrupted by an external device by lowering the HLDA line. After each DMA transfer the 8257 samples the HLDA line to insure that it is still active. If it is not active, the 8257 completes the current transfer, releases the HRQ line (LOW) and returns to the idle state. If DRQ lines are still active the 8257 will raise the HRQ line in the third cycle and proceed normally. (See timing diagram.)

Not Ready

The 8257 has a Ready input similar to the 8080A and the 8085A. The Ready line is sampled in State 3. If Ready is LOW the 8257 enters a wait state. Ready is sampled during every wait state. When Ready returns HIGH the 8257 proceeds to State 4 to complete the transfer. Ready is used to interface memory or I/O devices that cannot meet the bus set up times required by the 8257.


Speed

The 8257 uses four clock cycles to transfer a byte of data. No cycles are lost in the master to master transfer maximizing bus efficiency. A 2MHz clock input will allow the 8257 to transfer at a rate of 500K bytes/second.

Memory Mapped I/O Configurations

The 8257 can be connected to the system bus as a memory device instead of as an I/O device for memory mapped I/O configurations by connecting the system memory control lines to the 8257's I/O control lines and the system I/O control lines to the 8257's memory control lines.

This configuration permits use of the 8080's considerably larger repertoire of memory instructions when reading or loading the 8257's registers. Note that with this connection, the programming of the Read (bit 15) and Write (bit 14) bits in the terminal count register will have a different meaning:



MCS-80/85

Figure 11. Detailed System Interface Schematic




Figure 7. System Interface for Memory Mapped I/O

BIT 15 READ	BIT 14 WRITE	
0	0	DMA Verify Cycle
0	1	DMA Read Cycle
1	0	DMA Write Cycle
1	1	Illegal

Figure 8. TC Register for Memory Mapped I/O Only

SYSTEM APPLICATION EXAMPLES




Figure 9. Floppy Disk Controller (4 Drives)

MCS-80/85




Figure 10. High-Speed Communication Controller

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $\text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	Volts	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 5$	Volts	
V_{OL}	Output Low Voltage		0.45	Volts	$I_{OL} = 1.6\text{ mA}$
V_{OH}	Output High Voltage	2.4	V_{CC}	Volts	$I_{OH} = -150\mu\text{A}$ for AB, DB and AEN $I_{OH} = -80\mu\text{A}$ for others
V_{HH}	HRQ Output High Voltage	3.3	V_{CC}	Volts	$I_{OH} = -80\mu\text{A}$
I_{CC}	V_{CC} Current Drain		120	mA	
I_{IL}	Input Leakage		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OFL}	Output Leakage During Float		± 10	μA	$V_{OUT} = V_{CC}$ to 0V

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{ MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS: PERIPHERAL (SLAVE) MODE

T_A = 0°C to 70°C, V_{CC} = 5.0V ±5%; GND = 0V (Note 1).

8080 Bus Parameters

Read Cycle:

Symbol	Parameter	8257		8257-5		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
T _{AR}	Adr or CS↓ Setup to RD↓	0		0		ns	
T _{RA}	Adr or CS↑ Hold from RD↑	0		0		ns	
T _{RD}	Data Access from RD↓	0	300	0	200	ns	(Note 2)
T _{DF}	DB→Float Delay from RD↑	20	150	20	100	ns	
T _{RR}	RD Width	250		250		ns	

Write Cycle:

Symbol	Parameter	8257		8257-5		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
T _{AW}	Adr Setup to WR↓	20		20		ns	
T _{WA}	Adr Hold from WR↑	0		0		ns	
T _{DW}	Data Setup to WR↑	200		200		ns	
T _{WD}	Data Hold from WR↑	0		0		ns	
T _{WW}	WR Width	200		200		ns	


Other Timing:

Symbol	Parameter	8257		8257-5		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
T _{RSTW}	Reset Pulse Width	300		300		ns	
T _{RSTD}	Power Supply↑ (V _{CC}) Setup to Reset↓	500		500		μs	
T _r	Signal Rise Time		20		20	ns	
T _f	Signal Fall Time		20		20	ns	
T _{RSTS}	Reset to First I/O _{WR}	2		2		t _{CY}	


Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V
 2. 8257: C_L = 100pF, 8257-5: C_L = 150pF.

8257 PERIPHERAL MODE TIMING DIAGRAMS


Write Timing:




Reset Timing:



Read Timing:



Input Waveform for A.C. Tests:



MCS-80/85

A.C. CHARACTERISTICS: DMA (MASTER) MODE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $\text{GND} = 0\text{V}$.**Timing Requirements**

SYMBOL	PARAMETER	8257		8257-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
T_{CY}	Cycle Time (Period)	0.320	4	0.320	4	μs
T_θ	Clock Active (High)	120	$.8T_{CY}$	80	$.8T_{CY}$	ns
T_{QS}	DRQ \uparrow Setup to $\theta\downarrow$ (S1, S4)	120		30		ns
T_{QH}	DRQ \downarrow Hold from HLDA \uparrow [4]	0		0		ns
T_{HS}	HLDA \uparrow or \downarrow Setup to $\theta\downarrow$ (S1, S4)	100		100		ns
T_{RS}	READY Setup Time to $\theta\uparrow$ (S3, Sw)	30		30		ns
T_{RH}	READY Hold Time from $\theta\uparrow$ (S3, Sw)	20		20		ns

Note: 4. Tracking Parameter.

Tracking Parameters

Signals labeled as Tracking Parameters (footnotes 4-7 under A.C. Specifications) are signals that follow similar paths through the silicon die. The propagation speed of these signals varies in the manufacturing process but the relationship between all these parameters is constant. The variation is less than or equal to 50 ns.

Suppose the following timing equation is being evaluated,

$$T_{A(\text{MIN})} + T_{B(\text{MAX})} \leq 150 \text{ ns}$$

and only minimum specifications exist for T_A and T_B . If $T_{A(\text{MIN})}$ is used, and if T_A and T_B are tracking parameters, $T_{B(\text{MAX})}$ can be taken as $T_{B(\text{MIN})} + 50 \text{ ns}$.

$$T_{A(\text{MIN})} + (T_{B(\text{MIN})} + 50 \text{ ns}) \leq 150 \text{ ns}$$

*if T_A and T_B are tracking parameters


A.C. CHARACTERISTICS: DMA (MASTER) MODE $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5V \pm 5\%$, $GND = 0V$ **Timing Responses**

SYMBOL	PARAMETER	8257		8257-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
T_{DQ}	HRQ \uparrow or \downarrow Delay from $\theta\uparrow$ (S1,S4) (measured at 2.0V) ^[1]		160		160	ns
T_{DQ1}	HRQ \uparrow or \downarrow Delay from $\theta\uparrow$ (S1,S4) (measured at 3.3V) ^[3]		250		250	ns
T_{AEL}	AEN \uparrow Delay from $\theta\downarrow$ (S1) ^[1]		300		300	ns
T_{AET}	AEN \downarrow Delay from $\theta\uparrow$ (S1) ^[1]		200		200	ns
T_{AEA}	Adr(AB)(Active) Delay from AEN \uparrow (S1) ^[4]	20		20		ns
T_{FAAB}	Adr(AB)(Active) Delay from $\theta\uparrow$ (S1) ^[2]		250		250	ns
T_{AFAB}	Adr(AB)(Float) Delay from $\theta\uparrow$ (S1) ^[2]		150		150	ns
T_{ASM}	Adr(AB)(Stable) Delay from $\theta\uparrow$ (S1) ^[2]		250		250	ns
T_{AH}	Adr(AB)(Stable) Hold from $\theta\uparrow$ (S1) ^[2]	$T_{ASM}-50$		$T_{ASM}-50$		ns
T_{AHR}	Adr(AB)(Valid) Hold from $\overline{Rd}\uparrow$ (S1,S1) ^[4]	60		60		ns
T_{AHW}	Adr(AB)(Valid) Hold from $\overline{Wr}\uparrow$ (S1,S1) ^[4]	300		300		ns
T_{FADB}	Adr(DB)(Active) Delay from $\theta\uparrow$ (S1) ^[2]		300		300	ns
T_{AFDB}	Adr(DB)(Float) Delay from $\theta\uparrow$ (S2) ^[2]	$T_{STT}+20$	250	$T_{STT}+20$	170	ns
T_{ASS}	Adr(DB) Setup to AdrStb \downarrow (S1-S2) ^[4]	100		100		ns
T_{AHS}	Adr(DB)(Valid) Hold from AdrStb \downarrow (S2) ^[4]	50		50		ns
T_{STL}	AdrStb \uparrow Delay from $\theta\uparrow$ (S1) ^[1]		200		200	ns
T_{STT}	AdrStb \downarrow Delay from $\theta\uparrow$ (S2) ^[1]		140		140	ns
T_{SW}	AdrStb Width (S1-S2) ^[4]	$T_{CY}-100$		$T_{CY}-100$		ns
T_{ASC}	$\overline{Rd}\downarrow$ or \overline{Wr} (Ext) \downarrow Delay from AdrStb \downarrow (S2) ^[4]	70		70		ns
T_{DBC}	$\overline{Rd}\downarrow$ or \overline{Wr} (Ext) \downarrow Delay from Adr(DB) (Float)(S2) ^[4]	20		20		ns
T_{AK}	DACK \uparrow or \downarrow Delay from $\theta\downarrow$ (S2,S1) and TC/Mark \uparrow Delay from $\theta\uparrow$ (S3) and TC/Mark \downarrow Delay from $\theta\uparrow$ (S4) ^[1,5]		250		250	ns
T_{DCL}	$\overline{Rd}\downarrow$ or \overline{Wr} (Ext) \downarrow Delay from $\theta\uparrow$ (S2) and $\overline{Wr}\downarrow$ Delay from $\theta\uparrow$ (S3) ^[2,6]		200		200	ns
T_{DCT}	$\overline{Rd}\uparrow$ Delay from $\theta\downarrow$ (S1,S1) and $\overline{Wr}\uparrow$ Delay from $\theta\uparrow$ (S4) ^[2,7]		200		200	ns
T_{FAC}	\overline{Rd} or \overline{Wr} (Active) from $\theta\uparrow$ (S1) ^[2]		300		300	ns
T_{AFC}	\overline{Rd} or \overline{Wr} (Float) from $\theta\uparrow$ (S1) ^[2]		150		150	ns
T_{RWM}	\overline{Rd} Width (S2-S1 or S1) ^[4]	$2T_{CY} + T_{\theta}-50$		$2T_{CY} + T_{\theta}-50$		ns
T_{WWM}	\overline{Wr} Width (S3-S4) ^[4]	$T_{CY}-50$		$T_{CY}-50$		ns
T_{WWME}	\overline{Wr} (Ext) Width (S2-S4) ^[4]	$2T_{CY}-50$		$2T_{CY}-50$		ns

Notes: 1. Load = 1 TTL. 2. Load = 1 TTL + 50pF. 3. Load = 1 TTL + ($R_L = 3.3K$), $V_{OH} = 3.3V$. 4. Tracking Parameter.
5. $\Delta T_{AK} < 50$ ns. 6. $\Delta T_{DCL} < 50$ ns. 7. $\Delta T_{DCT} < 50$ ns.

DMA MODE WAVEFORMS

CONSECUTIVE CYCLES AND BURST MODE SEQUENCE



NOTE: The clock waveform is duplicated for clarity. The 8257 requires only one clock input.

MCS-80/85

Figure 12. Consecutive Cycles and Burst Mode Sequence




Figure 13. Control Override Sequence




Figure 14. Not Ready Sequence

MCS-80/85



8259A PROGRAMMABLE INTERRUPT CONTROLLER


- MCS-86™ Compatible
- MCS-80/85™ Compatible
- Eight-Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28-Pin Dual-In-Line Package

The Intel® 8259A Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry. It is packaged in a 28-pin DIP, uses NMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259A is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

The 8259A is fully upward compatible with the Intel® 8259. Software originally written for the 8259 will operate the 8259A in all 8259 equivalent modes (MCS-80/85, Non-Buffered, Edge Triggered).


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RD	READ INPUT
WR	WRITE INPUT
A ₀	COMMAND SELECT ADDRESS
CS	CHIP SELECT
CAS2 CAS0	CASCADE LINES
SP/EN	SLAVE PROGRAM INPUT/ENABLE
INT	INTERRUPT OUTPUT
INTA	INTERRUPT ACKNOWLEDGE INPUT
IR0-IR7	INTERRUPT REQUEST INPUTS

BLOCK DIAGRAM



MCS-80/85

INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient manner so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the *Polled* approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuous polling cycle and that such a method would have a serious, detrimental effect on system throughput, thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete, however, the processor would resume exactly where it left off.

This method is called *Interrupt*. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.


The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. This "pointer" is an address in a vectoring table and will often be referred to, in this document, as vectoring data.


8259A BASIC FUNCTIONAL DESCRIPTION GENERAL

The 8259A is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259A's (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the 8259A can be configured to

match his system requirements. The priority modes can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.



Polled Method



Interrupt Method

INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

PRIORITY RESOLVER

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during \overline{INTA} pulse.

INTERRUPT MASK REGISTER (IMR)

The IMR stores the bits which mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

INT (INTERRUPT)

This output goes directly to the CPU interrupt input. The V_{OH} level on this line is designed to be fully compatible with the 8080A, 8085A and 8086 input levels.

\overline{INTA} (INTERRUPT ACKNOWLEDGE)

\overline{INTA} pulses will cause the 8259A to release vectoring information onto the data bus. The format of this data depends on the system mode (μPM) of the 8259A.

DATA BUS BUFFER

This 3-state, bidirectional 8-bit buffer is used to interface the 8259A to the system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

READ/WRITE CONTROL LOGIC

The function of this block is to accept OUTput commands from the CPU. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259A to be transferred onto the Data Bus.

\overline{CS} (CHIP SELECT)


A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.

\overline{WR} (WRITE)


A LOW on this input enables the CPU to write control words (ICWs and OCWs) to the 8259A.

\overline{RD} (READ)

A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR), or the interrupt level onto the Data Bus.



8259A Block Diagram



8259A Block Diagram

A_0

This input signal is used in conjunction with \overline{WR} and \overline{RD} signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.

THE CASCADE BUFFER/COMPARATOR

This function block stores and compares the IDs of all 8259A's used in the system. The associated three I/O pins (CAS0-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CAS0-2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive $\overline{\text{INTA}}$ pulses. (See section "Cascading the 8259A".)

INTERRUPT SEQUENCE

The powerful features of the 8259A in a microcomputer system are its programmability and the interrupt routine addressing capability. The latter allows direct or indirect jumping to the specific interrupt routine requested without any polling of the interrupting devices. The normal sequence of events during an interrupt depends on the type of CPU being used.


The events occur as follows in an MCS-80/85 system:

1. One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high, setting the corresponding IRR bit(s).
2. The 8259A evaluates these requests, and sends an $\overline{\text{INT}}$ to the CPU, if appropriate.
3. The CPU acknowledges the $\overline{\text{INT}}$ and responds with an $\overline{\text{INTA}}$ pulse.
4. Upon receiving an $\overline{\text{INTA}}$ from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset. The 8259A will also release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
5. This CALL instruction will initiate two more $\overline{\text{INTA}}$ pulses to be sent to the 8259A from the CPU group.
6. These two $\overline{\text{INTA}}$ pulses allow the 8259A to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first $\overline{\text{INTA}}$ pulse and the higher 8-bit address is released at the second $\overline{\text{INTA}}$ pulse.
7. This completes the 3-byte CALL instruction released by the 8259A. In the AEOI mode the ISR bit is reset at the end of the third $\overline{\text{INTA}}$ pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt sequence.


The events occurring in an MCS-86 system are the same until step 4.

4. Upon receiving an $\overline{\text{INTA}}$ from the CPU group, the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A does not drive the Data Bus during this cycle.
5. The MCS-86 CPU will initiate a second $\overline{\text{INTA}}$ pulse. During this pulse, the 8259A releases an 8-bit pointer onto the Data Bus where it is read by the CPU.
6. This completes the interrupt cycle. In the AEOI mode the ISR bit is reset at the end of the second $\overline{\text{INTA}}$ pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

If no interrupt request is present at step 4 of either sequence (i.e., the request was too short in duration) the 8259A will issue an interrupt level 7. Both the vectoring bytes and the CAS lines will look like an interrupt level 7 was requested.



8259A Block Diagram



8259A Interface to Standard System Bus

INTERRUPT SEQUENCE OUTPUTS

MCS-80/85 SYSTEM

This sequence is timed by three \overline{INTA} pulses. During the first \overline{INTA} pulse the CALL opcode is enabled onto the data bus.

Content of First Interrupt Vector Byte

	D7	D6	D5	D4	D3	D2	D1	D0
CALL CODE	1	1	0	0	1	1	0	1

During the second \overline{INTA} pulse the lower address of the appropriate service routine is enabled onto the data bus. When Interval = 4 bits A₅-A₇ are programmed, while A₀-A₄ are automatically inserted by the 8259A. When Interval = 8 only A₆ and A₇ are programmed, while A₀-A₅ are automatically inserted.

Content of Second Interrupt Vector Byte

IR	Interval = 4							
	D7	D6	D5	D4	D3	D2	D1	D0
7	A7	A6	A5	1	1	1	0	0
6	A7	A6	A5	1	1	0	0	0
5	A7	A6	A5	1	0	1	0	0
4	A7	A6	A5	1	0	0	0	0
3	A7	A6	A5	0	1	1	0	0
2	A7	A6	A5	0	1	0	0	0
1	A7	A6	A5	0	0	1	0	0
0	A7	A6	A5	0	0	0	0	0

IR	Interval = 8							
	D7	D6	D5	D4	D3	D2	D1	D0
7	A7	A6	1	1	1	0	0	0
6	A7	A6	1	1	0	0	0	0
5	A7	A6	1	0	1	0	0	0
4	A7	A6	1	0	0	0	0	0
3	A7	A6	0	1	1	0	0	0
2	A7	A6	0	1	0	0	0	0
1	A7	A6	0	0	1	0	0	0
0	A7	A6	0	0	0	0	0	0

During the third \overline{INTA} pulse the higher address of the appropriate service routine, which was programmed as byte 2 of the initialization sequence (A₈-A₁₅), is enabled onto the bus.

Content of Third Interrupt Vector Byte

D7	D6	D5	D4	D3	D2	D1	D0
A15	A14	A13	A12	A11	A10	A9	A8

MCS-86 SYSTEM

MCS-86 mode is similar to MCS-80 mode except that only two Interrupt Acknowledge cycles are issued by the processor and no CALL opcode is sent to the processor. The first interrupt acknowledge cycle is similar to that of MCS-80/85 systems in that the 8259A uses it to internally freeze the state of the interrupts for priority resolution and as a master it issues the interrupt code on the cascade lines at the end of the \overline{INTA} pulse. On this first cycle it does not issue any data to the processor and leaves its data bus buffers disabled. On the second interrupt acknowledge cycle in MCS-86 mode the master (or slave if so programmed) will send a byte of data to the processor with the acknowledged interrupt code composed as follows (note the state of the ADI mode control is ignored and A₅-A₁₁ are unused in MCS-86 mode):

Content of Interrupt Vector Byte for MCS-86 System Mode

	D7	D6	D5	D4	D3	D2	D1	D0
IR7	A15	A14	A13	A12	A11	1	1	1
IR6	A15	A14	A13	A12	A11	1	1	0
IR5	A15	A14	A13	A12	A11	1	0	1
IR4	A15	A14	A13	A12	A11	1	0	0
IR3	A15	A14	A13	A12	A11	0	1	1
IR2	A15	A14	A13	A12	A11	0	1	0
IR1	A15	A14	A13	A12	A11	0	0	1
IR0	A15	A14	A13	A12	A11	0	0	0

PROGRAMMING THE 8259A

The 8259A accepts two types of command words generated by the CPU:

1. **Initialization Command Words (ICWs):** Before normal operation can begin, each 8259A in the system must be brought to a starting point — by a sequence of 2 to 4 bytes timed by \overline{WR} pulses. This sequence is described in Figure 1.
2. **Operation Command Words (OCWs):** These are the command words which command the 8259A to operate in various interrupt modes. These modes are:
 - a. Fully nested mode
 - b. Rotating priority mode
 - c. Special mask mode
 - d. Polled mode

The OCWs can be written into the 8259A anytime after initialization.

INITIALIZATION

GENERAL

Whenever a command is issued with $A_0 = 0$ and $D_4 = 1$, this is interpreted as Initialization Command Word 1 (ICW1). ICW1 starts the initialization sequence during which the following automatically occur.

- a. The Interrupt Mask Register is cleared.
- b. IR 7 input is assigned priority 7.
- c. The slave mode address is set to 7.
- d. Special Mask Mode is cleared and Status Read is set to IRR.
- e. If $IC_4 = 0$, then all functions selected in ICW4 are set to zero. (Non-Buffered mode*, no Auto-EOI, MCS-80/85 system, non SFNM).

*Note: Master/Slave in ICW4 is only used in the buffered mode.

A_0	D_4	D_3	\overline{RD}	\overline{WR}	\overline{CS}	INPUT OPERATION (READ)
0			0	1	0	IRR, ISR or Interrupting Level → DATA BUS (Note 1)
1			0	1	0	IMR → DATA BUS
						OUTPUT OPERATION (WRITE)
0	0	0	1	0	0	DATA BUS → OCW2
0	0	1	1	0	0	DATA BUS → OCW3
0	1	X	1	0	0	DATA BUS → ICW1
1	X	X	1	0	0	DATA BUS → OCW1, ICW2, ICW3, ICW4 (Note 2)
						DISABLE FUNCTION
X	X	X	1	1	0	DATA BUS — 3-STATE (NO OPERATION)
X	X	X	X	X	1	DATA BUS — 3-STATE (NO OPERATION)

Notes: 1. Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation.

2. On-chip sequencer logic queues these commands into proper sequence.

8259A Basic Operation

INITIALIZATION COMMAND WORDS 1 AND 2 (ICW1, ICW2)

A₅-A₁₅: *Page starting address of service routines.* In an MCS 80/85 system, the 8 request levels will generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines will occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A₀-A₁₅). When the routine interval is 4, A₀-A₄ are automatically inserted by the 8259A, while A₅-A₁₅ are programmed externally. When the routine interval is 8, A₀-A₅ are automatically inserted by the 8259A, while A₆-A₁₅ are programmed externally.

The 8-byte interval will maintain compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an MCS-86 system A₁₅-A₁₁ are inserted in the five most significant bits of the vectoring byte and the 8259A sets the three least significant bits according to the interrupt level. A₁₀-A₅ are ignored and ADI (Address interval) has no effect.

LTIM: If LTIM = 1, then the 8259A will operate in the level interrupt mode. Edge detect logic on the interrupt inputs will be disabled.

ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.

SNGL: Single. Means that this is the only 8259A in the system. If SNGL = 1 no ICW3 will be issued.

IC4: If this bit is set — ICW4 has to be read. If ICW4 is not needed, set IC4 = 0.

INITIALIZATION COMMAND WORD 3 (ICW3)

This word is read only when there is more than one 8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then will release byte 1 of the call sequence (for MCS-80/85 system) and will enable the corresponding slave to release bytes 2 and 3 (for MCS-86 only byte 2) through the cascade lines.
- In the slave mode (either when $\overline{SP} = 0$, or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and, if they are equal, bytes 2 and 3 of the call sequence (or just byte 2 for MCS-86) are released by it on the Data Bus.

INITIALIZATION COMMAND WORD 4 (ICW4)

SFNM: If SFNM = 1 the special fully nested mode is programmed.

BUF: If BUF = 1 the buffered mode is programmed. In buffered mode $\overline{SP/EN}$ becomes an enable output and the master/slave determination is by M/S.

M/S: If buffered mode is selected: M/S = 1 means the 8259A is programmed to be a master, M/S = 0 means the 8259A is programmed to be a slave. If BUF = 0, M/S has no function.

AEOI: If AEOI = 1 the automatic end of interrupt mode is programmed.

μPM: Microprocessor mode: μPM = 0 sets the 8259A for MCS-80/85 system operation, μPM = 1 sets the 8259A for MCS-86 system operation.





Figure 1. Initialization Sequence






NOTE 1: SLAVED ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.
NOTE 2: X INDICATED "DON'T CARE".

Initialization Command Word Format

OPERATION COMMAND WORDS (OCWs)

After the Initialization Command Words (ICWs) are programmed into the 8259A, the chip is ready to accept interrupt requests at its input lines. However, during the 8259A operation, a selection of algorithms can command the 8259A to operate in various modes through the Operation Command Words (OCWs).

OPERATION CONTROL WORDS (OCWs)



OPERATION CONTROL WORD 1 (OCW1)

OCW1 sets and clears the mask bits in the interrupt Mask Register (IMR). M₇–M₀ represent the eight mask bits. M = 1 indicates the channel is masked (inhibited), M = 0 indicates the channel is enabled.

OPERATION CONTROL WORD 2 (OCW2)




R, SEOI, EOI — These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations can be found on the Operation Command Word Format.

L₂, L₁, L₀ — These bits determine the interrupt level acted upon when the SEOI bit is active.

OPERATION CONTROL WORD 3 (OCW3)

ESMM — Enable Special Mask Mode. When this bit is set to 1 it enables the SMM bit to set or reset the Special Mask Mode. When ESMM = 0 the SMM bit becomes a "don't care".

SMM — Special Mask Mode. If ESMM = 1 and SMM = 1 the 8259A will enter Special Mask Mode. If ESMM = 1 and SMM = 0 the 8259A will revert to normal mask mode. When ESMM = 0, SMM has no effect.



INTERRUPT MASKS

Each Interrupt Request input can be masked individually by the Interrupt Mask Register (IMR) programmed through OCW1. Each bit in the IMR masks one interrupt channel if it is set (1). Bit 0 masks IR0, Bit 1 masks IR1 and so forth. Masking an IR channel does not affect the other channels operation.

SPECIAL MASK MODE

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the 8259A would have inhibited all lower priority requests with no easy way for the routine to enable them

That is where the Special Mask Mode comes in. In the special Mask Mode, when a mask bit is set in OCW1, it inhibits further interrupts at that level *and enables* interrupts from *all other* levels (lower as well as higher) that are not masked.

Thus, any interrupts may be selectively enabled by loading the mask register.

The special Mask Mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.

BUFFERED MODE

When the 8259A is used in a large system where bus driving buffers are required on the data bus and the cascading mode is used, there exists the problem of enabling buffers.

The buffered mode will structure the 8259A to send an enable signal on $\overline{SP/EN}$ to enable the buffers. In this mode, whenever the 8259A's data bus outputs are enabled, the $\overline{SP/EN}$ output becomes active.

This modification forces the use of software programming to determine whether the 8259A is a master or a slave. Bit 3 in ICW4 programs the buffered mode, and bit 2 in ICW4 determines whether it is a master or a slave.

FULLY NESTED MODE

This mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority from 0 through 7 (0 highest). When an interrupt is acknowledged the highest priority request is determined and its vector placed on the bus. Additionally, a bit of the Interrupt Service register (ISO-7) is set. This bit remains set until the microprocessor issues an End of Interrupt (EOI) command immediately before returning from the service routine, or if AEIO (Automatic End of Interrupt) bit is set, until the trailing edge of the last INTA. While the IS bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels will generate an interrupt (which will be acknowledged only if the microprocessor internal Interrupt enable flip-flop has been re-enabled through software).

After the initialization sequence, IR0 has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained, in the rotating priority mode.

THE SPECIAL FULLY NESTED MODE

This mode will be used in the case of a big system where cascading is used, and the priority has to be conserved within each slave. In this case the fully nested mode will be programmed to the master (using ICW4). This mode is similar to the normal nested mode with the following exceptions:

- a. When an interrupt request from a certain slave is in service this slave is not locked out from the master's priority logic and further interrupt requests from higher priority IR's within the slave will be recognized by the master and will initiate interrupts to the processor. (In the normal nested mode a slave is masked out when its request is in service and no higher requests from the same slave can be serviced.)
- b. When exiting the Interrupt Service routine the software has to check whether the interrupt serviced was the only one from that slave. This is done by sending a non-specific End of Interrupt (EOI) command to the slave and then reading its In-Service register and checking for zero. If it is empty, a non-specific EOI can be sent to the master too. If not, no EOI should be sent.

POLL

In this mode the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by programmer initiative using a Poll command.

The Poll command is issued by setting $P = "1"$ in OCW3. The 8259A treats the next \overline{RD} pulse to the 8259A (i.e., $\overline{RD} = 0$, $\overline{CS} = 0$) as an interrupt acknowledge, sets the appropriate IS bit if there is a request, and reads the priority level. Interrupt is frozen from \overline{WR} to \overline{RD} .

The word enabled onto the data bus during \overline{RD} is:

D7	D6	D5	D4	D3	D2	D1	D0
1	—	—	—	—	W2	W1	W0

W0-W2: Binary code of the highest priority level requesting service.

1: Equal to a "1" if there is an interrupt.

This mode is useful if there is a routine command common to several levels so that the \overline{INTA} sequence is not needed (saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

END OF INTERRUPT (EOI)

The In Service (IS) bit can be reset either automatically following the trailing edge of the last in sequence \overline{INTA} pulse (when \overline{AEOI} bit in ICW1 is set) or by a command word that must be issued to the 8259A before returning from a service routine (EOI command). An EOI command must be issued twice, once for the master and once for the corresponding slave if slaves are in use.

There are two forms of EOI command: Specific and Non-Specific. When the 8259A is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a Non-Specific EOI command is issued the 8259A will automatically reset the highest IS bit of those that are set, since in the nested mode the highest IS level was necessarily the last level acknowledged and serviced.

However, when a mode is used which may disturb the fully nested structure, the 8259A may no longer be able to determine the last level acknowledged. In this case a Specific End of Interrupt (SEOI) must be issued which includes as part of the command the IS level to be reset. EOI is issued whenever $\overline{EOI} = 1$, in OCW2, where L0-L2 is the binary level of the IS bit to be reset. Note that although the Rotate command can be issued together with an EOI where $\overline{EOI} = 1$, it is not necessarily tied to it.

It should be noted that an IS bit that is masked by an IMR bit will not be cleared by a non-specific EOI if the 8259A is in the Special Mask Mode.

AUTOMATIC END OF INTERRUPT (AEOI) MODE

If $\overline{AEOI} = 1$ in ICW4, then the 8259A will operate in AEOI mode continuously until reprogrammed by ICW4. In this mode the 8259A will automatically perform a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse (third pulse in MCS-80/85,

second in MCS-86). Note that from a system standpoint, this mode should be used only when a nested multilevel interrupt structure is not required within a single 8259A.

To achieve automatic rotation (Rotate Mode A) within AEOI, there is a special rotate flip-flop. It is set by OCW2 with $R = 1$, $\overline{SEOI} = 0$, $\overline{EOI} = 0$, and cleared with $R = 0$, $\overline{SEOI} = 0$, $\overline{EOI} = 0$.

ROTATING PRIORITY MODE A (AUTOMATIC ROTATION) FOR EQUAL PRIORITY DEVICES

In some applications there are a number of interrupting devices of equal priority. In this mode a device, after being serviced, receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case until each of 7 other devices are serviced at most *once*. For example, if the priority and "in service" status is:

Before Rotate (IR4 the highest priority requiring service)

	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
"IS" Status	0	1	0	1	0	0	0	0
	Lowest Priority			Highest Priority				
Priority Status	7	6	5	4	3	2	1	0

After Rotate (IR4 was serviced, all other priorities rotated correspondingly)

	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
"IS" Status	0	1	0	0	0	0	0	0
	Highest Priority			Lowest Priority				
Priority Status	2	1	0	7	6	5	4	3


The Rotate command mode A is issued in OCW2 where: $R = 1$, $\overline{EOI} = 1$, $\overline{SEOI} = 0$. Internal status is updated by an End of Interrupt (EOI or AEOI) command. If $R = 1$, $\overline{EOI} = 0$, $\overline{SEOI} = 0$, a "Rotate-A" flip-flop is set. This is useful in AEOI, and described under Automatic End of Interrupt.

ROTATING PRIORITY MODE B (ROTATION BY SOFTWARE)

The programmer can change priorities by programming the bottom priority and thus fixing all other priorities; i.e., if IR5 is programmed as the bottom priority device, then IR6 will have the highest one.

The Rotate command is issued in OCW2 where: $R = 1$, $\overline{SEOI} = 1$; L0-L2 is the binary priority level code of the bottom priority device.

Observe that in this mode internal status is updated by software control during OCW2. However, it is independent of the End of Interrupt (EOI) command (also executed by OCW2). Priority changes can be executed during an EOI command or independently.



NOTES

1. MASTER CLEAR ACTIVE ONLY DURING ICW1
2. FREEZE/IS ACTIVE DURING INTA/ AND POLL SEQUENCES ONLY
3. TRUTH TABLE FOR D-LATCH

C	D	Q	OPERATION
1	Di	Di	FOLLOW
0	X	Qn-1	HOLD

Priority Cell — Simplified Logic Diagram

LEVEL TRIGGERED MODE

This mode is programmed using bit 3 in ICW1.

If LTIM = '1', an interrupt request will be recognized by a 'high' level on IR input, and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued or the CPU interrupt is enabled to prevent a second interrupt from occurring.

The above figure shows a conceptual circuit to give the reader an understanding of the level sensitive and edge sensitive input circuitry of the 8259A. Be sure to note that the request latch is a transparent D type latch.

READING THE 8259A STATUS

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW3 and reading with RD.

Interrupt Mask Register: 8-bit register whose content specifies the interrupt request lines being masked. acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged. (Not affected by IMR.)

In-Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when, prior to the RD pulse, a WR pulse is issued with OCW3 (ERIS = 1, RIS = 0.)

The ISR can be read in a similar mode when ERIS = 1, RIS = 1 in the OCW3.

There is no need to write an OCW3 before every status read operation, as long as the status read corresponds with the previous one; i.e., the 8259A "remembers" whether the IRR or ISR has been previously selected by the OCW3. This is not true when poll is used.

After initialization the 8259A is set to IRR.

For reading the IMR, no OCW3 is needed. The output data bus will contain the IMR whenever RD is active and A0 = 1.

Polling overrides status read when P = 1, ERIS = 1 in OCW3.

SUMMARY OF 8259A INSTRUCTION SET

Inst. #	Mnemonic	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation Description	
1	ICW1 A	0	A7	A6	A5	1	0	1	1	0	} Format = 4, single, edge triggered Format = 4, single, level triggered Byte 1 Initialization Format = 4, not single, edge triggered Format = 4, not single, level triggered No ICW4 Required Format = 8, single, edge triggered Format = 8, single, level triggered Format = 8, not single, edge triggered Format = 8, not single, level triggered	
2	ICW1 B	0	A7	A6	A5	1	1	1	1	0		
3	ICW1 C	0	A7	A6	A5	1	0	1	0	0		
4	ICW1 D	0	A7	A6	A5	1	1	1	0	0		
5	ICW1 E	0	A7	A6	0	1	0	0	1	0		
6	ICW1 F	0	A7	A6	0	1	1	0	1	0		
7	ICW1 G	0	A7	A6	0	1	0	0	0	0		
8	ICW1 H	0	A7	A6	0	1	1	0	0	0		
9	ICW1 I	0	A7	A6	A5	1	0	1	1	1	} Format = 4, single, edge triggered Format = 4, single, level triggered Byte 1 Initialization Format = 4, not single, edge triggered Format = 4, not single, level triggered ICW4 Required Format = 8, single, edge triggered Format = 8, single, level triggered Format = 8, not single, edge triggered Format = 8, not single, level triggered	
10	ICW1 J	0	A7	A6	A5	1	1	1	1	1		
11	ICW1 K	0	A7	A6	A5	1	0	1	0	1		
12	ICW1 L	0	A7	A6	A5	1	1	1	0	1		
13	ICW1 M	0	A7	A6	0	1	0	0	1	1		
14	ICW1 N	0	A7	A6	0	1	1	0	1	1		
15	ICW1 O	0	A7	A6	0	1	0	0	0	1		
16	ICW1 P	0	A7	A6	0	1	1	0	0	1		
17	ICW2	1	A15	A14	A13	A12	A11	A10	A9	A8	Byte 2 initialization	
18	ICW3 M	1	S7	S6	S5	S4	S3	S2	S1	S0	Byte 3 initialization — master	
19	ICW3 S	1	0	0	0	0	0	0	S2	S1	S0	Byte 3 initialization — slave
20	ICW4 A	1	0	0	0	0	0	0	0	0	No action, redundant	
21	ICW4 B	1	0	0	0	0	0	0	0	1	Non-buffered mode, no AEIO, MCS-86	
22	ICW4 C	1	0	0	0	0	0	0	0	1	Non-buffered mode, AEIO, MCS-80/85	
23	ICW4 D	1	0	0	0	0	0	0	0	1	Non-buffered mode, AEIO, MCS-86	
24	ICW4 E	1	0	0	0	0	0	1	0	0	No action, redundant	
25	ICW4 F	1	0	0	0	0	0	0	1	0	Non-buffered mode, no AEIO, MCS-86	
26	ICW4 G	1	0	0	0	0	0	1	1	0	Non-buffered mode, AEIO, MCS-80/85	
27	ICW4 H	1	0	0	0	0	0	0	1	1	Non-buffered mode, AEIO, MCS-86	
28	ICW4 I	1	0	0	0	0	1	0	0	0	Buffered mode, slave, no AEIO, MCS-80/85	
29	ICW4 J	1	0	0	0	0	1	0	0	1	Buffered mode, slave, no AEIO, MCS-86	
30	ICW4 K	1	0	0	0	0	1	0	1	0	Buffered mode, slave, AEIO, MCS-80/85	
31	ICW4 L	1	0	0	0	0	1	0	1	1	Buffered mode, slave, AEIO, MCS-86	
32	ICW4 M	1	0	0	0	0	1	1	0	0	Buffered mode, master, no AEIO, MCS-80/85	
33	ICW4 N	1	0	0	0	0	1	1	0	1	Buffered mode, master, no AEIO, MCS-86	
34	ICW4 O	1	0	0	0	0	1	1	1	1	Buffered mode, master, AEIO, MCS-80/85	
35	ICW4 P	1	0	0	0	0	1	1	1	1	Buffered mode, master, AEIO, MCS-86	
36	ICW4 NA	1	0	0	0	1	0	0	0	0	Fully nested mode, MCS-80, non-buffered, no AEIO	
37	ICW4 NB	1	0	0	0	1	0	0	0	1	} ICW4 NB through ICW4 ND are identical to ICW4 B through ICW4 D with the addition of Fully Nested Mode	
38	ICW4 NC	1	0	0	0	1	0	0	1	0		
39	ICW4 ND	1	0	0	0	1	0	0	1	1		
40	ICW4 NE	1	0	0	0	1	0	1	0	0		
41	ICW4 NF	1	0	0	0	1	0	1	0	1	} Fully Nested Mode, MCS-80/85, non-buffered, no AEIO	
42	ICW4 NG	1	0	0	0	1	0	1	1	0		
43	ICW4 NH	1	0	0	0	1	0	1	1	1		
44	ICW4 NI	1	0	0	0	1	1	0	0	0		
45	ICW4 NJ	1	0	0	0	1	1	0	0	1		
46	ICW4 NK	1	0	0	0	1	1	0	1	0		
47	ICW4 NL	1	0	0	0	1	1	0	1	1		
48	ICW4 NM	1	0	0	0	1	1	1	0	0		
49	ICW4 NN	1	0	0	0	1	1	1	1	0		
50	ICW4 NO	1	0	0	0	1	1	1	1	0		
51	ICW4 NP	1	0	0	0	1	1	1	1	1		
52	OCW1	1	M7	M6	M5	M4	M3	M2	M1	M0	Load mask register, read mask register	
53	OCW2 E	0	0	1	0	0	0	0	0	0	Non-specific EOI	
54	OCW2 SE	0	0	1	1	0	0	L2	L1	L0	Specific EOI. L0-L2 code of IS FF to be reset	
55	OCW2 RE	0	1	0	1	0	0	0	0	0	Rotate at EOI Automatically (Mode A)	
56	OCW2 RSE	0	1	1	1	0	0	L2	L1	L0	Rotate at EOI (mode B). L0-L2 code of line	
57	OCW2 R	0	1	0	0	0	0	0	0	0	Set Rotate A FF	
58	OCW2 CR	0	0	0	0	0	0	0	0	0	Clear Rotate A FF	
59	OCW2 RS	0	1	1	0	0	J	L2	L1	L0	Rotate priority (mode B) independently of EOI	
60	OCW3 P	0	0	0	0	0	1	1	0	0	Poll mode	
61	OCW3 RIS	0	0	0	0	0	1	0	1	1	Read IS register	

SUMMARY OF 8259A INSTRUCTION SET (Cont.)

Instr. #	Mnemonic	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation Description	
62	OCW3 RR	0	0	0	0	0	0	1	0	1	0	Read request register
63	OCW3 SM	0	0	1	1	0	1	0	0	0	0	Set special mask mode
64	OCW3 RSM	0	0	1	0	0	0	1	0	0	0	Reset special mask mode

Note: 1. In the master mode \overline{SP} pin = 1, in slave mode \overline{SP} = 0

Cascading

The 8259A can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.


A typical MCS-80/85 system is shown in Figure 2. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 2, the slave interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA. (Byte 2 only for MCS-86). The IRO input should

not be connected to a slave 8259A unless IR1-IR7 also have slaves attached.

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first INTA pulse to the trailing edge of the third pulse. It is obvious that each 8259A in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select (\overline{CS}) input of each 8259A.

The cascade lines of the Master 8259A are activated for any interrupt input, even if no slave is connected to that input.



MCS-80/85

Figure 2. Cascading the 8259A

PIN FUNCTIONS

Name	I/O	Pin #	Function	\overline{CS}	I	1	Chip Select: RD and WR are enabled by Chip Select, whereas Interrupt Acknowledge is Independent of Chip Select.
V _{CC}		28	+ 5V supply.				
GND		14	Ground.				
D ₀₋₇	I/O	11-14	Bidirectional data bus, used for: a) programming the mode of the 8259A (programming is done by software); b) the microprocessor can read the status of the 8259A; c) the 8259A will send vectoring data to the microprocessor when an interrupt is acknowledged.	A0	I	27	Usually the least significant bit of the microprocessor address output (A1 in MCS-86 system). When A0 = 1 the Interrupt Mask Register can be loaded or read. When A0 = 0 the 8259A mode can be programmed or its status can be read. \overline{CS} is active LOW.
IR ₀₋₇	I	18-25	Interrupt Requests: These are asynchronous inputs. A positive-going edge will generate an interrupt request. Thus a request can be generated by raising the line and holding it high until acknowledged, or by a negative pulse. In level triggered mode, no edge is required. These lines are active HIGH.	INT	O	17	Goes directly to the microprocessor interrupt input. This output will have high V _{OH} to match the 8080 3.3V V _{IH} . INT is active HIGH.
\overline{RD}	I	3	Read (generally from 8228 in MCS-80 system or from 8086 in MCS-86 system).	C0-C2	I/O	12 13 15	Three cascade lines, outputs in master mode and inputs in slave mode. The master issues the binary code of the acknowledged interrupt level on these lines. Each slave compares this code with its own.
\overline{WR}	I	2	Write (generally from 8228 in MCS-80 system or from 8086 in MCS-86 system).				
\overline{INTA}	I	26	Interrupt Acknowledge (generally from 8228 in MCS-80 system, 8086 in MCS-86 system). The 8228 generates three distinct \overline{INTA} pulses when a CALL is inserted, the 8086 produces two distinct \overline{INTA} pulses during an interrupt cycle.	$\overline{SP/EN}$	I/O	16	$\overline{SP/EN}$ is a dual function pin. In the buffered mode $\overline{SP/EN}$ is used to enable bus transceivers (\overline{EN}). In the non-buffered mode $\overline{SP/EN}$ determines if this 8259A is a master or a slave. If $\overline{SP} = 1$ the 8259A is master; $\overline{SP} = 0$ indicates a slave.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias - 40°C to 85°C
Storage Temperature - 65°C to + 150°C
Voltage On Any Pin

With Respect to Ground - 0.5V to + 7V
Power Dissipation 1 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

T_A = 0°C to 70°C, V_{CC} = 5V ± 10% (8259-A), V_{CC} = 5V ± 10% (8259A)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage	- .5	V		
V _{IH}	Input High Voltage	2.0	V _{CC} + .5V	V	
V _{OL}	Output Low Voltage		.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 400 μA
V _{OH(INT)}	Interrupt Output High Voltage	3.5 2.4		C V	I _{OH} = - 100 μA I _{OH} = - 400 μA
I _{LI}	Input Load Current		10	μA	V _{IN} = V _{CC} to 0V
I _{LOL}	Output Leakage Current		-10	μA	V _{OUT} = 0.45V
I _{CC}	V _{CC} Supply Current		85	mA	
I _{LIR}	IR Input Load Current		-300 10	μA μA	V _{IN} = 0 V _{IN} = V _{CC}

8259A A.C. CHARACTERISTICS

 $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ $V_{CC} = 5V \pm 5\%$ (8259A-8) $V_{CC} = 5V \pm 10\%$ (8259A)

TIMING REQUIREMENTS

8259A-8

8259A

Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
TAHRL	A0/CS Setup to $\overline{RD}/\overline{INTA}\downarrow$	50		0		ns	
TRHAX	A0/CS Hold after $\overline{RD}/\overline{INTA}\uparrow$	5		0		ns	
TRLRH	\overline{RD} Pulse Width	420		235		ns	
TAHWL	A0/CS Setup to $\overline{WR}\downarrow$	50		0		ns	
TWHAX	A0/CS Hold after $\overline{WR}\uparrow$	20		0		ns	
TWLWH	\overline{WR} Pulse Width	400		290		ns	
TDVWH	Data Setup to $\overline{WR}\uparrow$	300		240		ns	
TWHDX	Data Hold after $\overline{WR}\uparrow$	40		0		ns	
TJLJH	Interrupt Request Width (Low)	100		100		ns	See Note 1
TCVIAL	Cascade Setup to Second or Third $\overline{INTA}\downarrow$ (Slave Only)	55		55		ns	
TRHRL	End of \overline{RD} to Next Command	300		160		ns	
TWHRL	End of \overline{WR} to Next Command	370		190		ns	

Note: 1. This is the low time required to clear the input latch in the edge triggered mode.

TIMING RESPONSES

8259A-8

8259A


Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
TRLDV	Data Valid from $\overline{RD}/\overline{INTA}\downarrow$		300		200	ns	C of Data Bus Max. test C = 100 pF Min. test C = 15 pF $C_{INT} = 100$ pF CENABLE = 15pF
TRHDZ	Data Float after $\overline{RD}/\overline{INTA}\uparrow$	10	200		100	ns	
TJHIH	Interrupt Output Delay		400		350	ns	
TIALCV	Cascade Valid from First $\overline{INTA}\downarrow$ (Master Only)		565		565	ns	
TRLEL	Enable Active from $\overline{RD}\downarrow$ or $\overline{INTA}\downarrow$		160		125	ns	
TRHEH	Enable Inactive from $\overline{RD}\uparrow$ or $\overline{INTA}\uparrow$		325		150	ns	
TAHDV	Data Valid from Stable Address		350		200	ns	
TCVDV	Cascade Valid to Valid Data		300		300	ns	

CAPACITANCE


 $T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$f_c = 1$ MHz
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS}


Input and Output Waveforms for A.C. Tests




WRITE MODE




READ/INTA MODE



OTHER TIMING



INTA SEQUENCE



NOTE: Interrupt output must remain HIGH (at least) until leading edge of first INTA
 ② MCS 8088 Systems only
 ③ Cycle 1 in MCS 88 Systems, the Data Bus is not active



8355*/8355-2**

16,384-BIT ROM WITH I/O

*Directly Compatible with 8085A CPU

**Directly Compatible with 8085A-2


- 2048 Words x 8 Bits
- Single +5V Power Supply
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP

The Intel® 8355 is a ROM and I/O chip to be used in the MCS-85™ microcomputer system. The ROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 400 ns to permit use with no wait states in the 8085A CPU.


The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8355-2 has a 300ns access time for compatibility with the 8085A-2 microprocessor.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-80/85

Symbol	Function	Symbol	Function
ALE (Input)	When ALE (Address Latch Enable is high, AD ₀₋₇ , IO/ \overline{M} , A ₈₋₁₀ , CE, and \overline{CE} enter address latched. The signals (AD, IO/ \overline{M} , A ₈₋₁₀ , CE, \overline{CE}) are latched in at the trailing edge of ALE.	CLK (Input)	The CLK is used to force the READY into its high impedance state after it has been forced low by \overline{CE} low, CE high and ALE high.
AD ₀₋₇ (Input)	Bidirectional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B are selected based on the latched value of AD ₀ . If \overline{RD} or \overline{IOR} is low when the latched chip enables are active, the output buffers present data on the bus.	READY (Output)	Ready is a 3-state output controlled by CE ₁ , CE ₂ , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 6).
A ₈₋₁₀ (Input)	These are the high order bits of the ROM address. They do not affect I/O operations.	PA ₀₋₇ (Input/ Output)	These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and \overline{IOW} is low and a 0 was previously latched from AD ₀ .
\overline{CE}_1 CE ₂ (Input)	Chip Enable Inputs: \overline{CE}_1 is active low and CE ₂ is active high. The 8355 can be accessed only when <u>BOTH</u> Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the AD ₀₋₇ and READY outputs will be in a high impedance state.	PB ₀₋₇ (Input/ Output)	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD ₀ .
IO/ \overline{M} (Input)	If the latched IO/ \overline{M} is high when \overline{RD} is low, the output data comes from an I/O port. If it is low the output data comes from the ROM.	RESET (Input)	An input high on RESET causes all pins in Port A and B to assume input mode.
\overline{RD} (Input)	If the latched Chip Enables are active when \overline{RD} goes low, the AD ₀₋₇ output buffers are enabled and output either the selected ROM location or I/O port. When both \overline{RD} and \overline{IOR} are high, the AD ₀₋₇ output buffers are 3-state.	\overline{IOR} (Input)	When the Chip Enables are active, a low on \overline{IOR} will output the selected I/O port onto the AD bus. \overline{IOR} low performs the same function as the combination IO/ \overline{M} high and \overline{RD} low. When \overline{IOR} is not used in a system, \overline{IOR} should be tied to V _{cc} ("1").
\overline{IOW} (Input)	If the latched Chip Enables are active, a low on \overline{IOW} causes the output port pointed to by the latched value of AD ₀ to be written with the data on AD ₀₋₇ . The state of IO/ \overline{M} is ignored.	V _{cc}	+5 volt supply.
		V _{ss}	Ground Reference.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	V	$V_{CC} = 5.0V$
V_{IH}	Input High Voltage	2.0	$V_{CC}+0.5$	V	$V_{CC} = 5.0V$
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
I_{IL}	Input Leakage		10	μA	$V_{IN} = V_{CC}$ to 0V
I_{LO}	Output Leakage Current		± 10	μA	$0.45V \leq V_{OUT} \leq V_{CC}$
I_{CC}	V_{CC} Supply Current		180	mA	

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

Symbol	Parameter	8355		8355-2 (Preliminary)		Units
		Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	320		320		ns
T ₁	CLK Pulse Width	80		80		ns
T ₂	CLK Pulse Width	120		120		ns
t _r ,t _f	CLK Rise and Fall Time		30		30	ns
t _{AL}	Address to Latch Set Up Time	50		30		ns
t _{LA}	Address Hold Time after Latch	80		30		ns
t _{LC}	Latch to READ/WRITE Control	100		40		ns
t _{RD}	Valid Data Out Delay from READ Control		170		140	ns
t _{AD}	Address Stable to Data Out Valid		400		330	ns
t _{LL}	Latch Enable Width	100		70		ns
t _{RDF}	Data Bus Float after READ	0	100	0	85	ns
t _{CL}	READ/WRITE Control to Latch Enable	20		10		ns
t _{CC}	READ/WRITE Control Width	250		200		ns
t _{DW}	Data In to Write Set Up Time	150		150		ns
t _{WD}	Data In Hold Time After WRITE	10		10		ns
t _{WP}	WRITE to Port Output		400		400	ns
t _{PR}	Port Input Set Up Time	50		50		ns
t _{RP}	Port Input Hold Time	50		50		ns
t _{RYH}	READY HOLD Time	0	160	0	160	ns
t _{ARY}	ADDRESS (CE) to READY		160		160	ns
t _{RV}	Recovery Time Between Controls	300		200		ns
t _{RDE}	READ Control to Data Bus Enable	10		10		ns

Note: C_{LOAD} = 150pF



8755A

16,384-BIT EPROM WITH I/O


- Directly Compatible with 8085A CPU

- 2048 Words x 8 Bits
- Single +5V Power Supply (V_{CC})
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP


The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the MCS-85™ microcomputer system. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085A CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-80/85

8755A FUNCTIONAL PIN DEFINITION

<u>Symbol</u>	<u>Function</u>	<u>Symbol</u>	<u>Function</u>
ALE (input)	When Address Latch Enable goes high, AD ₀₋₇ , IO/M, A ₈₋₁₀ , CE ₂ , and $\overline{CE_1}$ enter the address latches. The signals (AD, IO/M, A ₈₋₁₀ , CE) are latched in at the trailing edge of ALE.	READY (output)	READY is a 3-state output controlled by CE ₂ , CE ₁ , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 6.)
AD ₀₋₇ (input/output)	Bidirectional Address/Data bus. The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B are selected based on the latched value of AD ₀ . If \overline{RD} or \overline{IOR} is low when the latched Chip Enables are active, the output buffers present data on the bus.	PA ₀₋₇ (input/output)	These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and \overline{IOW} is low and a 0 was previously latched from AD ₀ , AD ₁ . Read operation is selected by either \overline{IOR} low and active Chip Enables and AD ₀ and AD ₁ low, or IO/M high, \overline{RD} low, active Chip Enables, and AD ₀ and AD ₁ low.
A ₈₋₁₀ (input)	These are the high order bits of the PROM address. They do not affect I/O operations.	PB ₀₋₇ (input/output)	This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD ₀ and a 0 from AD ₁ .
PROG/ $\overline{CE_1}$ CE ₂ (input)	Chip Enable Inputs: $\overline{CE_1}$ is active low and CE ₂ is active high. The 8755A can be accessed only when BOTH Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the AD ₀₋₇ and READY outputs will be in a high impedance state. $\overline{CE_1}$ is also used as a programming pin. (See section on programming.)	RESET (input)	In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
IO/ \overline{M} (input)	If the latched IO/ \overline{M} is high when \overline{RD} is low, the output data comes from an I/O port. If it is low the output data comes from the PROM.	\overline{IOR} (input)	When the Chip Enables are active, a low on \overline{IOR} will output the selected I/O port onto the AD bus. \overline{IOR} low performs the same function as the combination of IO/ \overline{M} high and \overline{RD} low. When \overline{IOR} is not used in a system, \overline{IOR} should be tied to V _{CC} ("1").
\overline{RD} (input)	If the latched Chip Enables are active when \overline{RD} goes low, the AD ₀₋₇ output buffers are enabled and output either the selected PROM location or I/O port. When both \overline{RD} and \overline{IOR} are high, the AD ₀₋₇ output buffers are 3-stated.	V _{CC}	+5 volt supply.
\overline{IOW} (input)	If the latched Chip Enables are active, a low on \overline{IOW} causes the output port pointed to by the latched value of AD ₀ to be written with the data on AD ₀₋₇ . The state of IO/ \overline{M} is ignored.	V _{SS}	Ground Reference.
CLK (input)	The CLK is used to force the READY into its high impedance state after it has been forced low by $\overline{CE_1}$ low, CE ₂ high, and ALE high.	V _{DD}	V _{DD} is a programming voltage, and must be tied to +5V when the 8755A is being read. For programming, a high voltage is supplied with V _{DD} = 25V, typical. (See section on programming.)

ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8755A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.

The recommended erasure procedure for the 8755A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000μW/cm² power rating. The 8755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the 8755A are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755A can be programmed on the Intel® Universal PROM Programmer (UPP), and the PROMPT™ 80/85 and PROMPT-48™ design aids. The appropriate programming modules and adapters for use in programming both 8755A's and 8755's are shown in Table 1.

The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle) 'V_{DD}' should be at +5V.

Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 6.

TABLE 1. 8755A PROGRAMMING MODULE CROSS REFERENCE

MODULE NAME	USE WITH
UPP 955	UPP(4)
UPP UP2(2)	UPP 855
PROMPT 975	PROMPT 80/85(3)
PROMPT 475	PROMPT 48(1)
NOTES:	
1. Described on p. 11-9 of 1978 System Data Catalog.	
2. Special adaptor socket.	
3. Described on p. 11-3 of 1978 System Data Catalog.	
4. Described on p. 10-85 of 1978 System Data Catalog.	

SYSTEM APPLICATIONS


System Interface with 8085A

A system using the 8755A can use either one of the two I/O Interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both CE₂ and CE₁. By using a combination of unused address lines A₁₁₋₁₅ and the Chip Enable inputs, the 8085A system can use up to 5 each 8755A's without requiring a CE decoder.

If a memory mapped I/O approach is used the 8755A will be selected by the combination of both the Chip Enables and I/O/M using the AD₈₋₁₅ address lines. See Figure 1.



*NOTE: Optional connection.

Figure 1. 8755A System (Memory-Mapped I/O)

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5 to +7V*
Power Dissipation	1.5W

*Except for programming voltage.

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC}+0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
I_{IL}	Input Leakage		10	μA	$V_{IN} = V_{CC}$ to 0V
I_{LO}	Output Leakage Current		± 10	μA	$0.45V \leq V_{OUT} \leq V_{CC}$
I_{CC}	V_{CC} Supply Current		180	mA	

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 5\%$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t_{CYC}	Clock Cycle Time	320		ns	$C_{LOAD} = 150\text{ pF}$ (See Figure 3)
T_1	CLK Pulse Width	80		ns	
T_2	CLK Pulse Width	120		ns	
t_f, t_r	CLK Rise and Fall Time		30	ns	150 pF Load
t_{AL}	Address to Latch Set Up Time	50		ns	
t_{LA}	Address Hold Time after Latch	80		ns	
t_{LC}	Latch to READ/WRITE Control	100		ns	
t_{RD}	Valid Data Out Delay from READ Control		170	ns	
t_{AD}	Address Stable to Data Out Valid		450	ns	
t_{LL}	Latch Enable Width	100		ns	
t_{RDF}	Data Bus Float after READ	0	100	ns	
t_{CL}	READ/WRITE Control to Latch Enable	20		ns	
t_{CC}	READ/WRITE Control Width	250		ns	
t_{DW}	Data In to WRITE Set Up Time	150		ns	
t_{WD}	Data In Hold Time After WRITE	30		ns	
t_{WP}	WRITE to Port Output		400	ns	
t_{PR}	Port Input Set Up Time	50		ns	
t_{RP}	Port Input Hold Time	50		ns	
t_{RYH}	READY HOLD TIME	0	160	ns	
t_{ARY}	ADDRESS (CE) to READY		160	ns	
t_{RV}	Recovery Time between Controls	300		ns	
t_{RDE}	Data Out Delay from READ Control	10		ns	
t_{LD}	ALE to Data Out Valid		350	ns	Preliminary

WAVEFORMS




Figure 2. Clock Specification for 8755A




Figure 3. PROM Read, I/O Read and Write Timing

MCS-80/85




Figure 4. I/O Port Timing




Figure 5. Wait State Timing (READY = 0)

MCS-80/85


D.C. SPECIFICATION PROGRAMMING(T_A = 0°C to 70°C; V_{CC} = 5V ± 5%; V_{SS} = 0V)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Programming Voltage (during Write to EPROM)	24	25	26	V
I _{DD}	Prog Supply Current		15	30	mA

A.C. SPECIFICATION FOR PROGRAMMING(T_A = 0°C to 70°C; V_{CC} = 5V ± 5%; V_{SS} = 0V)

Symbol	Parameter	Min.	Typ.	Max.	Unit
t _{PS}	Data Setup Time	10			ns
t _{PD}	Data Hold Time	0			ns
t _S	Prog Pulse Setup Time	2			μs
t _H	Prog Pulse Hold Time	2			μs
t _{PR}	Prog Pulse Rise Time	0.01	2		μs
t _{PF}	Prog Pulse Fall Time	0.01	2		μs
t _{PRG}	Prog Pulse Width	45	50		msec

WAVEFORMS



*VERIFY CYCLE IS A REGULAR MEMORY READ CYCLE (WITH V_{DD} = +5V FOR 8755A)

MCS-80/85

Figure 6. 8755A Program Mode Timing Diagram



MCS-86™
Microprocessor 10

MCS-86 MICROPROCESSOR

TABLE OF CONTENTS

8086/8086-4	16-Bit HMOS Microprocessor.....	10-4
8282/8283	Octal Latch.....	10-23
8284	Clock Generator and Drive for 8086 CPU.....	10-27
8286/8287	Octal Bus Transceiver.....	10-33
8288	Bus Controller for the 8086 CPU.....	10-37

THE MCS-86 MICROPROCESSOR FAMILY

INTRODUCTION

The Intel® 8086, a new microcomputer, extends the mid-range 8080 family into the 16-bit arena. The chip has attributes of both 8- and 16-bit processors. By executing the full set of 8080A/8085 8-bit instructions plus a powerful new set of 16-bit instructions, it enables a system designer familiar with existing 8080 devices to boost performance by a factor of as much as 10 while using essentially the same 8080 software package and development tools.

The goals of the 8086 architectural design were to extend existing 8080 features symmetrically, across the board, and to add processing capabilities not to be found in the 8080. The added features include 16-bit arithmetic, signed 8- and 16-bit arithmetic (including multiply and divide), efficient interruptible byte-string

operations, and improved bit manipulation. Significantly, they also include mechanisms for such mini-computer-type operations as reentrant code, position-independent code, and dynamically relocatable programs. In addition, the processor may directly address up to 1 megabyte of memory and has been designed to support multiple-processor configurations.

Support for the 8086 is provided by offering a complete line of bipolar components: clock generator, octal latches, octal transceivers, and a bus controller. Existing 8-bit peripherals and memories can be used to build your complete system. A configuration option in the 8086 allows a complete 16-bit system to be built with as little as 11 components (including memory and I/O).

FURTHER INFORMATION

For more detailed information on the MCS-86 microcomputer family please consult the following Intel publication: MCS-86 User's Manual (order number 9800722A).

RECOMMENDED PRODUCTS FOR MCS-86 MICROCOMPUTER APPLICATIONS



Function	Part No.	Page No.	Description
RAMs (Static)	2114	3-54	1K x 4
	2141	3-89	4K x 1
	2142	3-95	1K x 4
	2148	3-106	1K x 4 High Speed
RAMs (Dynamic)	2117	3-64	16K x 1
	2118	3-88	16K x 1
RAM Support	8202	11-14	Dynamic RAM Controller
ROMs	2316E	4-12	2K x 8
EPROMs	2716	4-23	2K x 8
	2732	4-28	4K x 8
Microprocessor Support	8205	9-29	1-of-8 Decoder
	8257-5	9-92	DMA Controller
	8259A	9-109	Interrupt Controller
	8282	10-23	8-Bit Non-Inverting Latch
	8283	10-23	8-Bit Inverting Latch
	8284	10-27	Clock Generator
	8286	10-33	8-Bit Non-Inverting Transceiver
	8287	10-33	8-Bit Inverting Transceiver
	8288	10-37	Bus Controller
Peripherals	8251A	11-24	USART
	8253-5	11-32	Counter/Timer
	8255A-5	11-43	Programmable Peripheral Interface
	8271	11-64	Floppy Disk Controller
	8273	11-93	Communications Controller
	8275	11-118	CRT Controller
	8278	11-142	Keyboard/Display Controller
	8279-5	11-152	Keyboard/Display Controller
	8291	11-164	GPIB Talker/Listener
	8292	11-188	GPIB Controller
	8294	11-190	Data Encrypter
	8295	11-201	Dot Matrix Printer Controller
	8041/8741	11-3	Universal Peripheral Interface

8086/8086-4

16-BIT HMOS MICROPROCESSOR

- Direct Addressing Capability to 1 MByte of Memory
- Assembly Language Compatible with 8080/8085
- 14 Word, By 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
- 8-and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- 5 MHz Clock Rate (4 MHz for 8086-4)
- MULTIBUS™ System Compatible Interface

The Intel® 8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8- and 16-bit microprocessors. It addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance.



40 LEAD

Figure 1. 8086 CPU Functional Block Diagram

Figure 2. 8086 Pin Diagram

FUNCTIONAL DESCRIPTION

GENERAL OPERATION

The internal functions of the 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is logically organized as a linear array of 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory can be further logically divided into code, data, alternate data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank ($D_{15}-D_0$) and a low bank (D_7-D_0) of 512K 8-bit bytes addressed in parallel by the processor's address lines

$A_{19}-A_1$. Byte data with even addresses is transferred on the D_7-D_0 bus lines while odd addressed byte data (A_0 HIGH) is transferred on the $D_{15}-D_8$ bus lines. The processor provides two enable signals, \overline{BHE} and A_0 , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.




Figure 3a. Memory Organization

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b.) Locations from address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.

PRELIMINARY

Notice: This is preliminary data. Some details may be subject to change without notice.




Figure 3b. Reserved Memory Locations

MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 8086 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8086 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/MX pin is strapped to GND, the 8086 treats pins 24 through 31 in maximum mode. An 8288 bus controller interprets status information coded into S_0, S_1, S_2 to generate bus timing and control signals compatible with the MULTIBUS™. When the MN/MX pin is strapped to V_{CC} , the 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.




Figure 4a. Minimum Mode 8086 Typical System Configuration

MCS-86

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 4b. Maximum Mode 8086 Typical System Configuration

BUS OPERATION

The 8086 has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T₁, T₂, T₃ and T₄ (see Figure 5). The address is emitted from the processor during T₁ and data transfer occurs on the bus during T₃ and T₄. T₂ is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states (T_w) are inserted between T₃ and T₄. Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between 8086 driven bus cycles. These are referred to as "Idle" states (T_i) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T₁ of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits S₀, S₁, and S₂ are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

S ₂	S ₁	S ₀	
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S₃ through S₇ are multiplexed with high-order address bits and the BHE signal, and are therefore valid during T₂ through T₄. S₃ and S₄ indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S ₄	S ₃	
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S₅ is a reflection of the PSW interrupt enable bit. S₆ = 0 and S₇ is a spare status bit.

MCS-86

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 5. Basic System Timing

I/O ADDRESSING

In the 8086, I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines $A_{15}-A_0$. The address lines $A_{19}-A_{16}$ are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the

D_7-D_0 bus lines and odd addressed bytes on $D_{15}-D_8$. Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.

EXTERNAL INTERFACE

PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The

8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 3b). The details of this operation are specified in the Instruction Set description of the MCS-86 Users' Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50 μ s after power-up, to allow complete initialization of the 8086.

If INTR is asserted sooner than 9 CLK cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt. NMI may not be asserted prior to the 2nd CLK cycle following the end of RESET.

INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

MASKABLE INTERRUPT (INTR)

The 8086 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block-type instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the




Figure 6. Interrupt Acknowledge Sequence

FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (figure 6) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 8086 emits the LOCK signal from T_2 of the first bus cycle until T_2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

HALT

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on $S_2S_1S_0$ and the 8288 bus controller issues one ALE. The 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 8086 out of the "HALT" state.

READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in multi-processor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active all interrupts are masked and a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to the interrupts and general I/O capabilities, the 8086 provides a single software-testable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST

to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 8086 drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

8086 COMPARED WITH 8080/8085

While the 8086 has new instruction coding patterns to allow for the greatly expanded capabilities, all functions of the 8080/8085 may be performed by the 8086 with identical program semantics to their 8080/8085 versions. For every 8080/8085 instruction there is a corresponding 8086 instruction (or, in rare cases, a short sequence of instructions). Virtually all 8086 data manipulation instructions may be specified to operate on either the full set of 16-bit registers or on an 8-bit subset of them which corresponds to the 8080 register set. This relationship is shown in Figure 7 where the shaded registers (names in parentheses) represent the 8080 register set.

BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/MX pin is strapped to V_{CC} and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/MX pin is strapped to V_{SS} and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS™ compatible bus control signals. Figure 5 illustrates the signal timing relationships.




Figure 7. 8086 Register Model; (8080 Registers Shaded)

SYSTEM TIMING — MINIMUM SYSTEM

The read cycle begins in T_1 with the assertion of the Address Latch Enable (ALE) signal. The trailing (low-going) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the 8282/8283 latch. The \overline{BHE} and A_0 signals address the low, high, or both bytes. From T_1 to T_4 the M/\overline{IO} signal indicates a memory or I/O operation. At T_2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T_2 . The read (\overline{RD}) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8086 local bus, signals DT/\overline{R} and DEN are provided by the 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The M/\overline{IO} signal is again asserted to indicate a memory or I/O write operation. In the T_2 immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of T_4 . During T_2 , T_3 , and T_w the processor asserts the write control signal. The write (\overline{WR}) signal becomes active at the beginning of T_2 as opposed to the read which is delayed somewhat into T_2 to provide time for the bus to float.

The \overline{BHE} and A_0 signals are used to select the proper byte(s) of the memory/I/O word to be read or written according to the following table:

\overline{BHE}	A_0	
0	0	Whole word
0	1	Upper byte from/ to odd address
1	0	Lower byte from/ to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the D_7 - D_0 bus lines and odd addressed bytes on D_{15} - D_8 .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (\overline{INTA}) is asserted in place of the read (\overline{RD}) signal and the address bus is floated. (See Figure 6.) In the second of two successive \overline{INTA} cycles, a byte of information is read from bus lines D_7 - D_0 as supplied by the interrupt system logic (i.e., 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

BUS TIMING — MEDIUM COMPLEXITY SYSTEMS

For medium complexity systems the MN/\overline{MX} pin is connected to V_{SS} and the 8288 Bus Controller is added to the system as well as an 8282/8283 latch for latching the system address, and a 8286/8287 transceiver to allow for bus loading greater than the 8086 is capable of handling. Signals ALE, DEN, and DT/\overline{R} are generated by the 8288 instead of the processor in this configuration although their timing remains relatively the same. The 8086 status outputs ($\overline{S_2}$, $\overline{S_1}$, and $\overline{S_0}$) provide type-of-cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The 8286/8287 transceiver receives the usual T and \overline{OE} Inputs from the 8288's DT/\overline{R} and DEN.

The pointer into the interrupt vector table, which is passed during the second \overline{INTA} cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".

8086 FUNCTIONAL PIN DEFINITION

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

AD₁₅-AD₀ (INPUT/OUTPUT 3-STATE)

These lines constitute the time multiplexed memory/I/O address (T₁) and data (T₂, T₃, T_W, T₄) bus. A₀ is analogous to BHE for the lower byte of the data bus, pins D₇-D₀. It is LOW during T₁ when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A₀ to condition chip select functions. (See table on page 8.) These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".

A₁₉/S₆, A₁₈/S₅, A₁₇/S₄, A₁₆/S₃ (OUTPUT 3-STATE)

During T₁ these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T₂, T₃, T_W, and T₄. The status of the interrupt enable FLAG bit (S₆) is updated at the beginning of each CLK cycle. A₁₇/S₄ and A₁₆/S₃ are encoded as follows:

A ₁₇ /S ₄	A ₁₆ /S ₃	
0 (LOW)	0	Alternate Data
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S₆ is 0 (LOW)

This information indicates which relocation register is presently being used for data accessing.

These lines float to 3-state OFF during local bus "hold acknowledge".

BHE/S₇ (OUTPUT 3-STATE)

During T₁ the bus high enable signal ($\overline{\text{BHE}}$) should be used to enable data onto the most significant half of the data bus, pins D₁₅-D₈. Eight-bit oriented devices tied to the upper half of the bus would normally use $\overline{\text{BHE}}$ to condition chip select functions. $\overline{\text{BHE}}$ is LOW during T₁ for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. (See table on page 8.) The S₇ status information is available during T₂, T₃, and T₄. The signal is active LOW, and floats to 3-state OFF in "hold". It is LOW during T₁ for the first interrupt acknowledge cycle.

$\overline{\text{RD}}$ (OUTPUT 3-STATE)

Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the S₂ pin. This signal is used to read devices which reside

on the 8086 local bus. $\overline{\text{RD}}$ is active LOW during T₂, T₃ and T_W of any read cycle, and is guaranteed to remain HIGH in T₂ until the 8086 local bus has floated.

This signal floats to 3-state OFF in "hold acknowledge".

READY (INPUT)

READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory/I/O is synchronized by the 8284 Clock Generator to form READY. This signal is active HIGH.

INTR (INPUT)

Interrupt request is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.

$\overline{\text{TEST}}$ (INPUT)

The $\overline{\text{TEST}}$ input is examined by the "Wait For Test" instruction. If the $\overline{\text{TEST}}$ input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.

NMI (INPUT)

Non-maskable interrupt is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.

RESET (INPUT)

RESET causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.

CLK (INPUT)

The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.

V_{CC}

V_{CC} is the +5V ± 10% power supply pin.

GND

GND are the ground pins

The following pin function descriptions are for the 8086 minimum mode (i.e., $\overline{MN}/\overline{MX} = V_{CC}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

$\overline{M}/\overline{IO}$ (OUTPUT 3-STATE)

This status line is logically equivalent to S_2 in the maximum mode. It is used to distinguish a memory access from an I/O access. $\overline{M}/\overline{IO}$ becomes valid in the T_4 preceding a bus cycle and remains valid until the final T_4 of the cycle ($M = \text{HIGH}$, $IO = \text{LOW}$). $\overline{M}/\overline{IO}$ floats to 3-state OFF in local bus "hold acknowledge".

\overline{WR} (OUTPUT 3-STATE)

Write strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $\overline{M}/\overline{IO}$ signal. \overline{WR} is active for T_2 , T_3 and T_W of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".

\overline{INTA} (OUTPUT 3-STATE)

\overline{INTA} is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T_2 , T_3 and T_W of each interrupt acknowledge cycle. \overline{INTA} floats to 3-state OFF in "hold acknowledge".

ALE (OUTPUT)

Address latch enable is provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during T_1 of any bus cycle. Note that ALE is never floated.

DT/\overline{R} (OUTPUT 3-STATE)

Data transmit/receive is needed in minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/\overline{R} is equivalent to S_1 in the maximum mode, and its timing is the same as for $\overline{M}/\overline{IO}$. ($T = \text{HIGH}$, $R = \text{LOW}$.) This signal floats to 3-state OFF in local bus "hold acknowledge".

\overline{DEN} (OUTPUT 3-STATE)

Data enable is provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver. \overline{DEN} is active LOW during each memory and I/O access and for \overline{INTA} cycles. For a read or \overline{INTA} cycle it is active from the middle of T_2 until the middle of T_4 , while for a write cycle it is active from the beginning of T_2 until the middle of T_4 . \overline{DEN} floats to 3-state OFF in local bus "hold acknowledge".

HOLD (INPUT), HLDA (OUTPUT)

HOLD indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of T_4 or T_1 . Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWER HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. (See Figure 13.)

PRELIMINARY
Notice: This is a preliminary document. Some parameters are subject to change without notice.

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e., MN/MX = V_{SS}). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

$\overline{S_2}, \overline{S_1}, \overline{S_0}$ (OUTPUT 3-STATE)

These status lines are encoded as follows:

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1 (HIGH)	0	0	Code Access
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passive

Status is active during T₄, T₁, and T₂ and is returned to the passive state (1,1,1) during T₃ or during T_W when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by $\overline{S_2}, \overline{S_1}$, or $\overline{S_0}$ during T₄ is used to indicate the beginning of a bus cycle, and the return to the passive state in T₃ or T_W is used to indicate the end of a bus cycle.

These signals float to 3-state OFF in "hold acknowledge".

$\overline{RQ/GT_0}, \overline{RQ/GT_1}$ (INPUT/OUTPUT)

The request/grant pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with $\overline{RQ/GT_0}$ having higher priority than $\overline{RQ/GT_1}$. $\overline{RQ/GT}$ has an internal pull-up resistor so may be left unconnected. The request/grant sequence is as follows (see Figure 12):

1. A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the 8086 (pulse 1).

2. During the CPU's next T₄ or T₁, a pulse 1 CLK wide from the 8086 to the requesting master (pulse 2), indicates that the 8086 has allowed the local bus to float and that it will enter the "hold acknowledge" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "hold acknowledge".
3. A pulse 1 CLK wide from the requesting master indicates to the 8086 (pulse 3) that the "hold" request is about to end and that the 8086 can reclaim the local bus at the next CLK. The CPU then enters T₄.

Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW.

\overline{LOCK} (OUTPUT 3-STATE)

The \overline{LOCK} output indicates that other system bus masters are not to gain control of the system bus while \overline{LOCK} is active LOW. The \overline{LOCK} signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge".

QS₁, QS₀ (OUTPUT)

QS₁ and QS₀ provide status to allow external tracking of the internal 8086 instruction queue.

QS ₁	QS ₀	
0 (LOW)	0	No Operation
0	1	First Byte of Op Code from Queue
1 (HIGH)	0	Empty the Queue
1	1	Subsequent Byte from Queue

The queue status is valid during the CLK cycle after which the queue operation is performed.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature - 65°C to + 150°C
 Voltage on Any Pin with
 Respect to Ground - 0.3 to + 7V
 Power Dissipation 2.5 Watt

***COMMENT:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

8086/8086-4: $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_{IL}	Input Low Voltage	- 0.5	+ 0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = 400\ \mu\text{A}$
I_{CC}	Power Supply Current		275	mA	
I_{LI}	Input Leakage Current		± 10	μA	$V_{IN} = V_{CC}$
I_{LO}	Output Leakage Current		± 10	μA	$0.45\text{V} \leq V_{OUT} \leq V_{CC}$
V_{CL}	Clock Input Low Voltage	- 0.5	+ 0.6	V	
V_{CH}	Clock Input High Voltage	3.9	$V_{CC} + 1.0$	V	
C_{IN}	Capacitance of Input Buffer (All input except $AD_0 - AD_{15}$, RQ/GT)		10	pF	$f_c = 1\text{ MHz}$
C_{IO}	Capacitance of I/O Buffer ($AD_0 - AD_{15}$, RQ/GT)		20	pF	$f_c = 1\text{ MHz}$

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS

8086/8086-4: $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$

8086 MINIMUM COMPLEXITY SYSTEM (Figure 8) TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Units	Test Conditions	
TCLCL	CLK Cycle Period — 8086 — 8086-4	200	2000	ns		
		250	2000	ns		
TCLCH	CLK Low Time	$(\frac{2}{3}\text{TCLCL}) - 15$		ns		
TCHCL	CLK High Time	$(\frac{1}{3}\text{TCLCL}) + 2$		ns		
TCH1CH2	CLK Rise Time		10	ns		From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns		From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		ns		
TCLDZ	Data In Hold Time	10		ns		
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		ns		
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		ns		
TRYHCH	READY Setup Time into 8086	$(\frac{2}{3}\text{TCLCL}) - 15$		ns		
TCHRYX	READY Hold Time into 8086	30		ns		
TRYLCL	READY Inactive to CLK (See Note 3)	-8		ns		
THVCH	Hold Setup Time	35		ns		
TINVCH	INTR, NMI, $\overline{\text{TEST}}$ Setup Time (See Note 2)	30		ns		

TIMING RESPONSES

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLAV	Address Valid Delay	15	110	ns	$C_L = 20\text{-}100\text{ pF}$ for all 8086 Outputs
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	80	ns	
TLHLL	ALE Width	TCLCH-20		ns	
TCLLH	ALE Active Delay		80	ns	
TCHLL	ALE Inactive Delay		85	ns	
TLLAZ	ALE Inactive to Address Float	TCHCL-10		ns	
TCLDV	Data Valid Delay	15	110	ns	
TCHDZ	Data Float Delay	TCLAX	85	ns	
TWHDZ	Data Hold Time After $\overline{\text{WR}}$	TCLCH-30		ns	
TCVCTV	Control Active Delay 1	10	110	ns	
TCHCTV	Control Active Delay 2	15	110	ns	
TCVCTX	Control Inactive Delay	10	110	ns	
TAZRL	Address Float to READ Active	0		ns	
TCLRL	$\overline{\text{RD}}$ Active Delay	10	165	ns	
TCLRH	$\overline{\text{RD}}$ Inactive Delay	10	150	ns	
TRHAV	$\overline{\text{RD}}$ Inactive to Next Address Active	TCLCL-45		ns	
TCLHAV	HLDA Valid Delay	10	160	ns	

- NOTES:** 1. SIGNAL AT 8284 SHOWN FOR REFERENCE ONLY.
 2. SETUP REQUIREMENT FOR ASYNCHRONOUS SIGNAL ONLY TO GUARANTEE RECOGNITION AT NEXT CLK.
 3. APPLIES ONLY TO T2 STATE.

8086 MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) (Figure 9)
TIMING REQUIREMENTS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLCL	CLK Cycle Period — 8086 — 8086-4	200 250	2000 2000	ns ns	
TCLCH	CLK Low Time	$(\frac{2}{3}TCLCL) - 15$		ns	
TCHCL	CLK High Time	$(\frac{1}{3}TCLCL) + 2$		ns	
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		ns	
TCLDZ	Data In Hold Time	10		ns	
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 8086	$(\frac{2}{3}TCLCL) - 15$		ns	
TCHRYX	READY Hold Time into 8086	30		ns	
TRYLCL	READY Inactive to CLK (See Note 4)	-8		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	30		ns	
TGVCH	$\overline{RQ}/\overline{GT}$ Setup Time	35		ns	
TCHGX	\overline{RQ} Hold Time into 8086	40		ns	

TIMING RESPONSES


Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLML	Command Active Delay (See Note 1)	10	35	ns	
TCLMH	Command Inactive Delay (See Note 1)	10	35	ns	
TRYHSH	READY Active to Status Passive (See Note 3)		110	ns	
TCHSV	Status Active Delay	10	110	ns	
TCLSH	Status Inactive Delay	10	130	ns	
TCLAV	Address Valid Delay	15	110	ns	
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	80	ns	
TSVLH	Status Valid to ALE High (See Note 1)		15	ns	
TSVMCH	Status Valid to MCE High (See Note 1)		15	ns	
TCLLH	CLK Low to ALE Valid (See Note 1)		15	ns	
TCLMCH	CLK Low to MCE High (See Note 1)		15	ns	
TCHLL	ALE Inactive Delay (See Note 1)		15	ns	
TCLMCL	MCE Inactive Delay (See Note 1)		15	ns	
TCLDV	Data Valid Delay	15	110	ns	
TCHDZ	Data Float Delay	TCLAX	85	ns	
TCVNV	Control Active Delay (See Note 1)	5	45	ns	
TCVNX	Control Inactive Delay (See Note 1)	10	45	ns	
TAZRL	Address Float to Read Active	0		ns	
TCLRRL	RD Active Delay	10	165	ns	
TCLRHH	RD Inactive Delay	10	150	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		ns	
TCHDTL	Direction Control Active Delay (See Note 1)		50	ns	
TCHDTH	Direction Control Inactive Delay (See Note 1)		30	ns	
TCLGL	\overline{GT} Active Delay		85	ns	
TCLGH	\overline{GT} Inactive Delay		85	ns	

$C_L = 20-100$ pF
for all 8086
Outputs

MCS-86

- NOTES:** 1. SIGNAL AT 8284 OR 8288 SHOWN FOR REFERENCE ONLY.
 2. SETUP REQUIREMENT FOR ASYNCHRONOUS SIGNAL ONLY TO GUARANTEE RECOGNITION AT NEXT CLK.
 3. APPLIES ONLY TO T3 AND WAIT STATES.
 4. APPLIES ONLY TO T2 STATE.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




- NOTES:**
1. ALL SIGNALS SWITCH BETWEEN V_{OH} AND V_{OL} UNLESS OTHERWISE SPECIFIED.
 2. RDY IS SAMPLED NEAR THE END OF T_2 , T_3 , T_4 TO DETERMINE IF T_{1W} MACHINES STATES ARE TO BE INSERTED.
 3. FOLLOWING A WRITE CYCLE THE LOCAL BUS IS FLOATED BY THE 8086 ONLY WHEN THE 8086 ENTERS A "HOLD ACKNOWLEDGE" STATE.
 4. TWO INTA CYCLES RUN BACK-TO-BACK. THE 8086 LOCAL ADDR/DATA BUS IS FLOATING DURING THE SECOND INTA CYCLE.
 5. SIGNALS AT 8284 OR 8288 ARE SHOWN FOR REFERENCE ONLY.
 6. THE ISSUANCE OF THE 8288 COMMAND AND CONTROL SIGNALS (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA AND DEN) LAGS THE ACTIVE HIGH 8288 CEN.
 7. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.
 8. STATUS INACTIVE IN STATE JUST PRIOR TO T_4 .

Figure 9. 8086 Bus Timing — Maximum Mode System (Using 8288)

MCS-86

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.



NOTE:

1. SETUP REQUIREMENTS FOR ASYNCHRONOUS SIGNALS ONLY TO GUARANTEE RECOGNITION AT NEXT CLK

Figure 10. Asynchronous Signal Recognition





Figure 11. Bus Lock Signal Timing (Maximum Mode Only)




NOTES:

1. THE 8086 FLOATS $\overline{S_2}, \overline{S_1}, \overline{S_0}$ FROM 1.1.1 STATE ON THIS EDGE
2. THE 8086 FLOATS A_x, D_x BUS \overline{RD} AND \overline{LOCK} ON THIS EDGE
3. THE OTHER MASTER FLOATS $\overline{S_2}, \overline{S_1}, \overline{S_0}$ FROM 1.1.1 STATE ON THIS EDGE
4. THE OTHER MASTER FLOATS A_x, D_x \overline{BUS} , BHE, AND \overline{LOCK} ON THIS EDGE

MCS-86

Figure 12. Request/Grant Sequence Timing (Maximum Mode Only)



NOTE:

1. BUS FLOATS ON THIS EDGE (SEE TCHDZ)

Figure 13. Hold/Hold Acknowledge Timing (Minimum Mode Only)

8086 INSTRUCTION SET SUMMARY

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

TRANSFER

Move:

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
r/memory to/from register	1 0 0 0 1 0 d w	mod reg r/m	
ate to register/memory	1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data data if w=1
ate to register	1 0 1 1 w	reg data	data if w=1
y to accumulator	1 0 1 0 0 0 0 w	addr-low addr-high	
ulator to memory	1 0 1 0 0 0 1 w	addr-low addr-high	
r/memory to segment register	1 0 0 0 1 1 1 0	mod 0 reg r/m	
nt register to register/memory	1 0 0 0 1 1 0 0	mod 0 reg r/m	

Push:

r/memory	1 1 1 1 1 1 1 1	mod 1 1 0 r/m
r	0 1 0 1 0	reg
nt register	0 0 0	reg 1 1 0

Pop:

r/memory	1 0 0 0 1 1 1 1	mod 0 0 0 r/m
r	0 1 0 1 1	reg
nt register	0 0 0	reg 1 1 1

Exchange:

r/memory with register	1 0 0 0 0 1 1 w	mod reg r/m
r with accumulator	1 0 0 1 0	reg

Input from:

port	1 1 1 0 0 1 0 w	port
ble port	1 1 1 0 1 1 0 w	

Output to:

port	1 1 1 0 0 1 1 w	port
ble port	1 1 1 0 1 1 1 w	
Translate byte to AL	1 1 0 1 0 1 1 1	
oad EA to register	1 0 0 0 1 1 0 1	mod reg r/m
oad pointer to DS	1 1 0 0 0 1 0 1	mod reg r/m
oad pointer to ES	1 1 0 0 0 1 0 0	mod reg r/m
oad AH with flags	1 0 0 1 1 1 1 1	
Store AH into flags	1 0 0 1 1 1 1 0	
Push flags	1 0 0 1 1 1 0 0	
Pop flags	1 0 0 1 1 1 0 1	

ARITHMETIC

Add:

r/memory with register to either	0 0 0 0 0 0 d w	mod reg r/m	
mediate to register/memory	1 0 0 0 0 0 s w	mod 0 0 0 r/m	data data if s=w=01
mediate to accumulator	0 0 0 0 0 1 0 w	data	data if w=1

Add with carry:

r/memory with register to either	0 0 0 1 0 0 d w	mod reg r/m	
mediate to register/memory	1 0 0 0 0 0 s w	mod 0 1 0 r/m	data data if s=w=01
mediate to accumulator	0 0 0 1 0 1 0 w	data	data if w=1

Increment:

register/memory	1 1 1 1 1 1 1 1	mod 0 0 0 r/m
register	0 1 0 0 0	reg
A-ASCII adjust for add	0 0 1 1 0 1 1 1	
A-Decimal adjust for add	0 0 1 0 0 1 1 1	

Subtract:

r/memory and register to either	0 0 1 0 1 0 d w	mod reg r/m	
mediate from register/memory	1 0 0 0 0 0 s w	mod 1 0 1 r/m	data data if s=w=01
mediate from accumulator	0 0 1 0 1 1 0 w	data	data if w=1

Subtract with borrow

r/memory and register to either	0 0 0 1 1 0 d w	mod reg r/m	
mediate from register/memory	1 0 0 0 0 0 s w	mod 0 1 1 r/m	data data if s=w=01
mediate from accumulator	0 0 0 1 1 1 0 w	data	data if w=1

DEC = Decrement:

7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Register/memory	1 1 1 1 1 1 1 w	mod 0 0 1 r/m	
Register	0 1 0 0 1	reg	
NEG-Change sign	1 1 1 1 0 1 1 w	mod 0 1 1 r/m	

CMP = Compare:

Register/memory and register	0 0 1 1 1 0 d w	mod reg r/m	
Immediate with register/memory	1 0 0 0 0 0 s w	mod 1 1 1 r/m	data data if s=w=01
Immediate with accumulator	0 0 1 1 1 1 0 w	data	data if w=1
AAS-ASCII adjust for subtract	0 0 1 1 1 1 1 1		
DAS-Decimal adjust for subtract	0 0 1 0 1 1 1 1		
MUL-Multiply (unsigned)	1 1 1 1 0 1 1 w	mod 1 0 0 r/m	
IMUL-Integer multiply (signed)	1 1 1 1 0 1 1 w	mod 1 0 1 r/m	
AAM-ASCII adjust for multiply	1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0	
DIV-Divide (unsigned)	1 1 1 1 0 1 1 w	mod 1 1 0 r/m	
IDIV-Integer divide (signed)	1 1 1 1 0 1 1 w	mod 1 1 1 r/m	
AAD-ASCII adjust for divide	1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0	
CBW-Convert byte to word	1 0 0 1 1 0 0 0		
CWD-Convert word to double word	1 0 0 1 1 0 0 1		

LOGIC

NOT-Invert	1 1 1 1 0 1 1 w	mod 0 1 0 r/m
SHL/SAL-Shift logical/arithmetic left	1 1 0 1 0 0 v w	mod 1 0 0 r/m
SHR-Shift logical right	1 1 0 1 0 0 v w	mod 1 0 1 r/m
SAR-Shift arithmetic right	1 1 0 1 0 0 v w	mod 1 1 1 r/m
RDL-Rotate left	1 1 0 1 0 0 v w	mod 0 0 0 r/m
ROR-Rotate right	1 1 0 1 0 0 v w	mod 0 0 1 r/m
RCL-Rotate through carry flag left	1 1 0 1 0 0 v w	mod 0 1 0 r/m
RCR-Rotate through carry right	1 1 0 1 0 0 v w	mod 0 1 1 r/m

AND = And:

Reg./memory and register to either	0 0 1 0 0 0 d w	mod reg r/m	
Immediate to register/memory	1 0 0 0 0 0 s w	mod 1 0 0 r/m	data data if w=1
Immediate to accumulator	0 0 1 0 0 1 0 w	data	data if w=1

TEST = And function to flags, no result:

Register/memory and register	1 0 0 0 0 1 0 w	mod reg r/m	
Immediate data and register/memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data data if w=1
Immediate data and accumulator	1 0 1 0 1 0 0 w	data	data if w=1

OR = Or:

Reg./memory and register to either	0 0 0 0 1 0 d w	mod reg r/m	
Immediate to register/memory	1 0 0 0 0 0 s w	mod 0 0 1 r/m	data data if w=1
Immediate to accumulator	0 0 0 0 1 1 0 w	data	data if w=1

XOR = Exclusive or:

Reg./memory and register to either	0 0 1 1 0 0 d w	mod reg r/m	
Immediate to register/memory	1 0 0 0 0 0 s w	mod 1 1 0 r/m	data data if w=1
Immediate to accumulator	0 0 1 1 0 1 0 w	data	data if w=1

STRING MANIPULATION

REP=Repeat	1 1 1 1 0 0 1 z
MOVS=Move byte/word	1 0 1 0 0 1 0 w
CMPS=Compare byte/word	1 0 1 0 0 1 1 w
SCAS=Scan byte/word	1 0 1 0 1 1 1 w
LODS=Load byte/word to AL/AX	1 0 1 0 1 1 0 w
STDS=Store byte/word from AL/AX	1 0 1 0 1 0 1 w

CONTROL TRANSFER

CALL = Call:

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Direct within segment	1 1 1 0 1 0 0 0	disp-low	disp-high
Indirect within segment	1 1 1 1 1 1 1 1	mod 0 1 0 r/m	
Direct intersegment	1 0 0 1 1 0 1 0	offset-low	offset-high
		seg-low	seg-high
Indirect intersegment	1 1 1 1 1 1 1 1	mod 0 1 1 r/m	

JMP = Unconditional Jump:

Direct within segment	1 1 1 0 1 0 0 1	disp-low	disp-high
Direct within segment-short	1 1 1 0 1 0 1 1	disp	
Indirect within segment	1 1 1 1 1 1 1 1	mod 1 0 0 r/m	
Direct intersegment	1 1 1 0 1 0 1 0	offset-low	offset-high
		seg-low	seg-high
Indirect intersegment	1 1 1 1 1 1 1 1	mod 1 0 1 r/m	

RET = Return from CALL:

Within segment	1 1 0 0 0 0 1 1		
Within seg. adding immed to SP	1 1 0 0 0 0 1 0	data-low	data-high
Intersegment	1 1 0 0 1 0 1 1		
Intersegment, adding immediate to SP	1 1 0 0 1 0 1 0	data-low	data-high
JE/JZ=Jump on equal/zero	0 1 1 1 0 1 0 0	disp	
JL/JNGE=Jump on less/not greater or equal	0 1 1 1 1 1 0 0	disp	
JLE/JNB=Jump on less or equal/not greater	0 1 1 1 1 1 1 0	disp	
JB/JNAE=Jump on below/not above or equal	0 1 1 1 0 0 1 0	disp	
JBE/JNA=Jump on below or equal/not above	0 1 1 1 0 1 1 0	disp	
JP/JPE=Jump on parity/parity even	0 1 1 1 1 0 1 0	disp	
JB=Jump on overflow	0 1 1 1 0 0 0 0	disp	
JS=Jump on sign	0 1 1 1 1 0 0 0	disp	
JNE/JNZ=Jump on not equal/not zero	0 1 1 1 0 1 0 1	disp	
JNL/JGE=Jump on not less/greater or equal	0 1 1 1 1 1 0 1	disp	
JNLE/JB=Jump on not less or equal/greater	0 1 1 1 1 1 1 1	disp	

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
JNB/JAE=Jump on not below/above or equal	0 1 1 1 0 0 1 1	disp
JNBE/JA=Jump on not below or equal/above	0 1 1 1 0 1 1 1	disp
JMP/JPO=Jump on not par/par odd	0 1 1 1 1 0 1 1	disp
JND=Jump on not overflow	0 1 1 1 0 0 0 1	disp
JNS=Jump on not sign	0 1 1 1 1 0 0 1	disp
LOOP=Loop CX times	1 1 1 0 0 0 1 1	disp
LOOPZ/LOPZE=Loop while zero/equal	1 1 1 0 0 0 0 1	disp
LOOPNZ/LOPNE=Loop while not zero/equal	1 1 1 0 0 0 0 0	disp
JCXZ=Jump on CX zero	1 1 1 0 0 0 1 1	disp

INT = Interrupt

Type specified	1 1 0 0 1 1 0 1	type
Type 3	1 1 0 0 1 1 0 0	
INT0=Interrupt on overflow	1 1 0 0 1 1 1 0	
IRET=Interrupt return	1 1 0 0 1 1 1 1	

PROCESSOR CONTROL

CLC=Clear carry	1 1 1 1 1 0 0 0
CMC=Complement carry	1 1 1 1 1 0 1 0
STC=Set carry	1 1 1 1 1 0 0 1
CLD=Clear direction	1 1 1 1 1 1 0 0
STD=Set direction	1 1 1 1 1 1 0 1
CLI=Clear interrupt	1 1 1 1 1 1 0 1 0
STI=Set interrupt	1 1 1 1 1 1 0 1 1
HLT=Halt	1 1 1 1 1 0 1 0 0
WAIT=Wait	1 0 0 1 1 0 1 1
ESC=Escape (to external device)	1 1 0 1 1 x x x mod x x x r/m
LOCK=Bus lock prefix	1 1 1 1 1 0 0 0

Footnotes:

AL = 8-bit accumulator
 AX = 16-bit accumulator
 CX = Count register
 DS = Data segment
 ES = Extra segment
 Above/below refers to unsigned value.
 Greater = more positive;
 Less = less positive (more negative) signed values
 if d = 1 then "to" reg; if d = 0 then "from" reg
 if w = 1 then word instruction; if w = 0 then byte instruction

if s:w = 01 then 16 bits of immediate data form the operand.
 if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.
 if v = 0 then "count" = 1; if v = 1 then "count" in (CL)
 x = don't care
 z is used for string primitives for comparison with Z/F FLAG.

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(0F):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.



8282/8283 OCTAL LATCH

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

- Fully Parallel 8-Bit Data Register and Buffer
- Transparent during Active Strobe
- Supports 8080, 8085, 8048, and 8086 Systems
- High Output Drive Capability for Driving System Data Bus
- 3-State Outputs
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8282 and 8283 are 8-bit bipolar latches with 3-state output buffers. They can be used to implement latches, buffers, or multiplexers. The 8283 inverts the input data at its outputs while the 8282 does not. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with these devices.



PIN CONFIGURATIONS



PIN NAMES

DI ₀ -DI ₇	DATA IN
DO ₀ -DO ₇	DATA OUT
OE	OUTPUT ENABLE
STB	STROBE

LOGIC DIAGRAMS



MCS-86

PIN DEFINITIONS

Pin	Description
STB	STROBE (Input). STB is an input control pulse used to strobe data at the data input pins (A ₀ -A ₇) into the data latches. This signal is active HIGH to admit input data. The data is latched at the HIGH to LOW transition of STB.
\overline{OE}	OUTPUT ENABLE (Input). \overline{OE} is an input control signal which when active LOW enables the contents of the data latches onto the data output pin (B ₀ -B ₇). OE being inactive HIGH forces the output buffers to their high impedance state.
DI ₀ -DI ₇	DATA INPUT PINS (Input). Data presented at these pins satisfying setup time requirements when STB is strobed and latched into the data input latches.

DO₀-DO₇ (8282)
 $\overline{DO_0-\overline{DO_7}}$ (8283)

DATA OUTPUT PINS (Output). When \overline{OE} is true, the data in the data latches is presented as inverted (8283) or non-inverted (8282) data onto the data output pins.

OPERATIONAL DESCRIPTION

The 8282 and 8283 octal latches are 8-bit latches with 3-state output buffers. Data having satisfied the setup time requirements is latched into the data latches by strobing the STB line HIGH to LOW. Holding the STB line in its active HIGH state makes the latches appear transparent. Data is presented to the data output pins by activating the \overline{OE} input line. When \overline{OE} is inactive HIGH the output buffers are in their high impedance state. Enabling or disabling the output buffers will not cause negative-going transients to appear on the data output bus.

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR 8282/8283

Conditions: V_{CC} = 5V ± 5%, T_A = 0°C to 70°C

Symbol	Parameter	Min	Max	Units	Test Conditions
V _C	Input Clamp Voltage		-1	V	I _C = -5 mA
I _{CC}	Power Supply Current		160	mA	
I _F	Forward Input Current		-0.2	mA	V _F = 0.45V
I _R	Reverse Input Current		50	μA	V _R = 5.25V
V _{OL}	Output Low Voltage		0.50	V	I _{OL} = 32 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -5 mA
I _{OFF}	Output Off Current		± 50	μA	V _{OFF} = 0.45 to 5.25V
V _{IL}	Input Low Voltage		0.8	V	V _{CC} = 5.0V See Note 1
V _{IH}	Input High Voltage	2.0		V	V _{CC} = 5.0V See Note 1
C _{IN}	Input Capacitance		12	pF	F = 1 MHz V _{BIAS} = 2.5V, V _{CC} = 5V T _A = 25°C

Notes: 1. Output Loading I_{OL} = 32 mA, I_{OH} = -5 mA, C_L = 300 pF

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS FOR 8282/8283


Conditions: $V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C

Loading: Outputs — $I_{OL} = 32\text{ mA}$, $I_{OH} = -5\text{ mA}$, $C_L = 300\text{ pF}$

Symbol	Parameter	Min	Max	Units	Test Conditions
TIVOV	Input to Output Delay — Inverting		25	ns	(See Note 1)
	— Non-Inverting		35	ns	
TSHOV	STB to Output Delay — Inverting		45	ns	
	— Non-Inverting		55	ns	
TEHOZ	Output Disable Time		25	ns	
TELOV	Output Enable Time	10	50	ns	
TIVSL	Input to STB Setup Time	0		ns	
TSLIX	Input to STB Hold Time	25		ns	
TSHSL	STB High Time	15		ns	

NOTE: 1. See waveforms and test load circuit on following page.

8282/8283 TIMING





MCS-86

NOTE: 1. 8283 ONLY — OUTPUT MAY BE MOMENTARILY INVALID FOLLOWING THE HIGH GOING STB TRANSITION.
 2. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED




PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

OUTPUT DELAY VS. CAPACITANCE



OUTPUT TEST LOAD CIRCUITS

MCS-86




8284 CLOCK GENERATOR AND DRIVER FOR 8086 CPU


- Generates the System Clock for the 8086
- Uses a Crystal or a TTL Signal for Frequency Source
- Single +5V Power Supply
- 18-Pin Package
- Generates System Reset Output from Schmitt Trigger Input
- Provides Local Ready and MULTIBUS™ Ready Synchronization
- Capable of Clock Synchronization with other 8284's

The 8284 is a bipolar clock generator/driver designed to provide clock signals for the 8086 CPU and peripherals. It also contains READY logic for operation with two MULTIBUS™ systems and provides the 8086's required READY synchronization and timing. Reset logic with hysteresis and synchronization is also provided.

8284 PIN CONFIGURATION



8284 BLOCK DIAGRAM



8284 PIN NAMES

X1	CONNECTIONS FOR CRYSTAL
X2	
TANK	USED WITH OVERTONE CRYSTAL
F/C	CLOCK SOURCE SELECT
EFI	EXTERNAL CLOCK INPUT
CYSNC	CLOCK SYNCHRONIZATION INPUT
RDY1	READY SIGNAL FROM TWO MULTIBUS™ SYSTEMS
RDY2	
AEN1	ADDRESS ENABLED QUALIFIERS FOR RDY1,2
AEN2	
RES	RESET INPUT
RESET	SYNCHRONIZED RESET OUTPUT
OSC	OSCILLATOR OUTPUT
CLK	MOS CLOCK FOR 8086
PCLK	TTL CLOCK FOR PERIPHERALS
READY	SYNCHRONIZED READY OUTPUT
VCC	+5 VOLTS
GND	0 VOLTS

MCS-86

PIN DEFINITIONS

Pin	I/O	Definition	Pin	I/O	Definition
$\overline{\text{AEN1}}$, $\overline{\text{AEN2}}$	I	ADDRESS ENABLE. $\overline{\text{AEN}}$ is an active LOW signal. $\overline{\text{AEN}}$ serves to qualify its respective Bus Ready Signal (RDY1 or RDY2). $\overline{\text{AEN1}}$ validates RDY1 while $\overline{\text{AEN2}}$ validates RDY2. Two AEN signal inputs are useful in system configurations which permit the processor to access two Multi-Master System Busses. In non Multi-Master configurations the AEN signal inputs are tied true (LOW).	OSC	O	OSCILLATOR OUTPUT. OSC is the TTL level output of the internal oscillator circuitry. Its frequency is equal to that of the crystal.
RDY1, RDY2	I	BUS READY (Transfer Complete). RDY is an active HIGH signal which is an indication from a device located on the system data bus that data has been received, or is available. RDY1 is qualified by $\overline{\text{AEN1}}$ while RDY2 is qualified by $\overline{\text{AEN2}}$.	$\overline{\text{RES}}$	I	RESET IN. $\overline{\text{RES}}$ is an active LOW signal which is used to generate RESET. The 8284 provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration.
READY	O	READY. READY is an active HIGH signal which is the synchronized RDY signal input. Since RDY occurs asynchronously with respect to the processor's clock (CLK) it is necessary for them to be synchronized before being presented to the processor. READY is cleared after the guaranteed hold time to the processor has been met.	RESET	O	RESET. Reset is an active HIGH signal which is used to reset the 8086 family processors. Its timing characteristics are determined by $\overline{\text{RES}}$.
X1, X2, TNK	I	CRYSTAL IN. X1 and X2 are the pins to which a crystal is attached with TNK (TANK) serving as the overtone input. The crystal frequency is 3 times the desired processor clock frequency.	CSYNC	I	CLOCK SYNCHRONIZATION. CSYNC is an active HIGH signal which allows multiple 8284's to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume counting. CSYNC needs to be externally synchronized to EFI. When using the internal oscillator CSYNC should be hard-wired to ground.
$\overline{\text{F/C}}$	I	FREQUENCY/CRYSTAL SELECT. $\overline{\text{F/C}}$ is a strapping option. When strapped LOW, $\overline{\text{F/C}}$ permits the processor's clock to be generated by the crystal. When $\overline{\text{F/C}}$ is strapped HIGH, CLK is generated from the EFI input.	GND		Ground
EFI	I	EXTERNAL FREQUENCY IN. When $\overline{\text{F/C}}$ is strapped HIGH, CLK is generated from the input frequency appearing on this pin. The input signal is a square wave 3 times the frequency of the desired CLK output.	V_{CC}		+5V supply
CLK	O	PROCESSOR CLOCK. CLK is the clock output used by the processor and all devices which directly connect to the processor's local bus (i.e., the bipolar support chips and other MOS devices). CLK has an output frequency which is 1/3 of the crystal or EFI input frequency and a 1/3 duty cycle. An output HIGH of 4.5 volts ($V_{CC}=5V$) is provided on this pin to drive MOS devices.	FUNCTIONAL DESCRIPTION		
PCLK	O	PERIPHERAL CLOCK. PCLK is a TTL level peripheral clock signal whose output frequency is 1/2 that of CLK and has a 50% duty cycle.	GENERAL		

FUNCTIONAL DESCRIPTION

GENERAL


The 8284 is a single chip clock generator/driver for the 8086 CPU. The chip contains a crystal controlled oscillator, a "divide by three" counter, complete MULTIBUS™ "Ready" synchronization and reset logic.

OSCILLATOR

The oscillator circuit of the 8284 is designed primarily for use with an external series resonant, fundamental mode, crystal from which the basic operating frequency is derived. However, overtone mode crystals can be used with a tank circuit as shown in Figure 1.

The crystal frequency should be selected at three times the required CPU clock. X_1 and X_2 are the two crystal input crystal connections.

The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.



The tank input to the oscillator allows the use of overtone mode crystals. The tank circuit shunts the crystal's fundamental and high overtone frequencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

Figure 1

CLOCK GENERATOR

The clock generator consists of a synchronous divide-by-three counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another 8284 clock). It is necessary to synchronize the CSYNC input to the EFI clock external to the 8284. This is accomplished with two Schottky flip-flops. (See Figure 2.) The counter output is a 33% duty cycle clock at one-third the input frequency.

The F/\bar{C} input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the $\div 3$ counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source. Output is taken from OSC.




Figure 2. CSYNC Synchronization

CLOCK OUTPUTS

The CLK output is a 33% duty cycle MOS clock driver designed to drive the 8086 processor directly. PCLK is a TTL level peripheral clock signal whose output frequency is 1/2 that of CLK. PCLK has a 50% duty cycle.

RESET LOGIC

The reset logic provides a Schmitt trigger input ($\overline{\text{RES}}$) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. A simple RC network can be used to provide power on reset by utilizing this function of the 8284.

READY SYNCHRONIZATION

Two READY inputs (RDY1, RDY2) are provided to accommodate two Multi-Master system busses. Each input has a qualifier ($\overline{\text{AEN1}}$ and $\overline{\text{AEN2}}$, respectively). The $\overline{\text{AEN}}$ signals validate their respective RDY signals. If a Multi-Master system is not being used the $\overline{\text{AEN}}$ pin should be tied LOW.

The READY output is an active HIGH signal which is the synchronized RDY1 or RDY2 input. Since RDY1 and RDY2 occur asynchronously with respect to the processor's clock (CLK), it is necessary to synchronize them before presenting them to the processor to insure they meet the required set-up time. The READY logic does this job and also guarantees the required hold time before clearing the READY signal.

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR 8284Conditions: $T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Min	Max	Units	Test Conditions
I_F	Forward Input Current		-0.5	mA	$V_F = 0.45V$
I_R	Reverse Input Current		50	μA	$V_R = 5.25V$
V_C	Input Forward Clamp Voltage		-1.0	V	$I_C = -5\text{ mA}$
I_{CC}	Power Supply Current		140	mA	
V_{IL}	Input LOW Voltage		0.8	V	$V_{CC} = 5.0V$
V_{IH}	Input HIGH Voltage	2.0		V	$V_{CC} = 5.0V$
V_{IHR}	Reset Input HIGH Voltage	2.6		V	$V_{CC} = 5.0V$
V_{OL}	Output LOW Voltage		0.45	V	5 mA
V_{OH}	Output HIGH Voltage CLK	4		V	-1 mA
	Other Outputs	2.4		V	-1 mA
$V_{IHR} - V_{ILR}$	$\overline{\text{RES}}$ Input Hysteresis	0.25		V	$V_{CC} = 5.0V$

A.C. CHARACTERISTICS FOR 8284Conditions: $T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5V \pm 10\%$ **TIMING REQUIREMENTS**


Symbol	Parameter	Min	Max	Units	Test Conditions
TEHEL	External Frequency High Time	20		ns	
TELEH	External Frequency Low Time	20		ns	
TELEL	EFI Period	$\text{TEHEL} + \text{TELEH} + \delta$		ns	(Note 1)
	XTAL Frequency	12	25	MHz	
TR1VCL	RDY1, RDY2 Set-Up to CLK	35		ns	
TCLR1X	RDY1, RDY2 Hold to CLK	0		ns	
TA1VR1V	$\overline{\text{AEN1}}$, $\overline{\text{AEN2}}$ Set-Up to RDY1, RDY2	15		ns	
TCLA1X	$\overline{\text{AEN1}}$, $\overline{\text{AEN2}}$ Hold to CLK	0		ns	
TYHEH	CSYNC Set-Up to EFI	20		ns	
TEHYL	CSYNC Hold to EFI	20		ns	
TYHYL	CSYNC Width	$2 \cdot \text{TELEL}$		ns	
TI1HCL	$\overline{\text{RES}}$ Set-Up to CLK	65		ns	(Note 2)
TCLI1H	$\overline{\text{RES}}$ Hold to CLK	20		ns	(Note 2)

TIMING RESPONSES

Symbol	Parameter	Min	Max	Units	Test Conditions
TCLCL	CLK Cycle Period	125		ns	
TCHCL	CLK High Time	$(\frac{1}{3}\text{TCLCL}) + 2.0$		ns	Fig. 3 & Fig. 4
TCLCH	CLK Low Time	$(\frac{2}{3}\text{TCLCL}) - 15.0$		ns	Fig. 3 & Fig. 4
TCH1CH2 TCL2CL1	CLK Rise and Fall Time		10	ns	1.0V to 3.5V
TPHPL	PCLK High Time	$\text{TCLCL} - 20$		ns	
TPLPH	PCLK Low Time	$\text{TCLCL} - 20$		ns	
TRYLCL	Ready Inactive to CLK (See Note 4)	-8		ns	Fig. 5 & Fig. 6
TRYHCH	Ready Active to CLK (See Note 3)	$(\frac{2}{3}\text{TCLCL}) - 15.0$		ns	Fig. 5 & Fig. 6
TCLIL	CLK to Reset Delay	40		ns	

- Notes:**
- $\delta = \text{EFI rise} + \text{EFI fall}$.
 - Set up and hold only necessary to guarantee recognition at next clock.
 - Applies only to T3 and TW states.
 - Applies only to T2 states.

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.



A.C. TEST CIRCUITS




Figure 3. Clock High and Low Time




Figure 4. Clock High and Low Time

MCS-86

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 5. Ready to Clock





Figure 6. Ready to Clock



- NOTES: 1. $C_L = 100 \text{ pF}$
 2. $C_L = 30 \text{ pF}$
 3. C_L INCLUDES PROBE AND JIG CAPACITANCE



MCS-86

8286/8287 OCTAL BUS TRANSCEIVER

- Data Bus Buffer Driver for MCS-86™, MCS-80™, MCS-85™, and MCS-48™ Families
- High Output Drive Capability for Driving System Data Bus
- Fully Parallel 8-Bit Transceivers
- 3-State Outputs
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8286 and 8287 are 8-bit bipolar transceivers with 3-state outputs. The 8287 inverts the input data at its outputs while the 8286 does not.


PIN CONFIGURATIONS



PIN NAMES

A ₀ -A ₇	LOCAL BUS DATA
B ₀ -B ₇	SYSTEM BUS DATA
OE	OUTPUT ENABLE
T	TRANSMIT

LOGIC DIAGRAMS



MCS-86

PIN DEFINITIONS

Pin	Description
T	TRANSMIT (Input). T is an input control signal used to control the direction of the transceivers. When HIGH, it configures the transceiver's B ₀ -B ₇ as outputs with A ₀ -A ₇ as inputs. T LOW configures A ₀ -A ₇ as the outputs with B ₀ -B ₇ serving as the inputs.
\overline{OE}	OUTPUT ENABLE (Input). \overline{OE} is an input control signal used to enable the appropriate output driver (as selected by T) onto its respective bus. This signal is active LOW.
A ₀ -A ₇	LOCAL BUS DATA PINS (Input/Output). These pins serve to either present data to or accept data from the processor's local bus depending upon the state of the T pin.

B₀-B₇
(8286)
B₀-B₇
(8287)

SYSTEM BUS DATA PINS (Input/Output). These pins serve to either present data to or accept data from the system bus depending upon the state of the T pin.

OPERATIONAL DESCRIPTION

The 8286 and 8287 transceivers are 8-bit transceivers with high impedance outputs. With T active HIGH and \overline{OE} active LOW, data at the A₀-A₇ pins is driven onto the B₀-B₇ pins. With T inactive LOW and \overline{OE} active LOW, data at the B₀-B₇ pins is driven onto the A₀-A₇ pins. No output low glitching will occur whenever the transceivers are entering or leaving the high impedance state.

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR 8286/8287

Conditions: V_{CC} = 5V ± 5%, T_A = 0°C to 70°C

Symbol	Parameter	Min	Max	Units	Test Conditions
V _C	Input Clamp Voltage		-1	V	I _C = -5 mA
I _{CC}	Power Supply Current—8287 —8286		130 160	mA mA	
I _F	Forward Input Current		-0.2	mA	V _F = 0.45V
I _R	Reverse Input Current		50	μA	V _R = 5.25V
V _{OL}	Output Low Voltage —B Outputs —A Outputs		0.5 0.5	V V	I _{OL} = 32 mA I _{OL} = 10 mA
V _{OH}	Output High Voltage —B Outputs —A Outputs	2.4 2.4		V V	I _{OH} = -5 mA I _{OH} = -1 mA
I _{OFF}	Output Off Current		I _F		V _{OFF} = 0.45V
I _{OFF}	Output Off Current		I _R		V _{OFF} = 5.25V
V _{IL}	Input Low Voltage —A Side —B Side		0.8 0.9	V V	V _{CC} = 5.0V, See Note 1 V _{CC} = 5.0V, See Note 1
V _{IH}	Input High Voltage	2.0		V	V _{CC} = 5.0V, See Note 1
C _{IN}	Input Capacitance		12	pF	F = 1 MHz V _{BIAS} = 2.5V, V _{CC} = 5V T _A = 25°C

Note: 1. B Outputs — I_{OL} = 32 mA, I_{OH} = -5 mA, C_L = 300 pF A Outputs — I_{OL} = 10 mA, I_{OH} = -1 mA, C_L = 100 pF

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS FOR 8286/8287

Conditions: $V_{CC} = 5V \pm 5\%$, $T_A = 0^\circ\text{C to } 70^\circ\text{C}$


Loading: B Outputs — $I_{OL} = 32\text{ mA}$, $I_{OH} = -5\text{ mA}$, $C_L = 300\text{ pF}$

A Outputs — $I_{OL} = 10\text{ mA}$, $I_{OH} = -1\text{ mA}$, $C_L = 100\text{ pF}$

Symbol	Parameter	Min	Max	Units	Test Conditions
TIVOV	Input to Output Delay				(See Note 1)
	Inverting		25	ns	
	Non-Inverting		35	ns	
TEHTV	Transmit/Receive Hold Time	TEHOZ		ns	
TTVEL	Transmit/Receive Setup	30		ns	
TEHOZ	Output Disable Time		25	ns	
TELOV	Output Enable Time	10	50	ns	

Note: 1. See waveforms and test load circuit on following page.

8286/8287 TIMING



NOTE: 1. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.

D.C. AND OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Power Dissipation	1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS FOR THE 8288

Conditions: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V_C	Input Clamp Voltage		-1	V	$I_C = -5$ mA
I_{CC}	Power Supply Current		230	mA	
I_F	Forward Input Current		-0.7	mA	$V_F = 0.45V$
I_R	Reverse Input Current		50	μA	$V_R = V_{CC}$
V_{OL}	Output Low Voltage—Command Outputs Control Outputs		0.5 0.5	V	$I_{OL} = 32$ mA $I_{OL} = 16$ mA
V_{OH}	Output High Voltage—Command Outputs Control Outputs	2.4 2.4		V	$I_{OH} = -5$ mA $I_{OH} = -1$ mA
V_{IL}	Input Low Voltage		0.8	V	
V_{IH}	Input High Voltage	2.0		V	
I_{OFF}	Output Off Current		100	μA	$V_{OFF} = 0.4$ to $5.25V$

A.C. CHARACTERISTICS FOR THE 8288


Conditions: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$

TIMING REQUIREMENTS

Symbol	Parameter	Min	Max	Unit	Loading
TCLCL	CLK Cycle Period	125		ns	
TCLCH	CLK Low Time	66		ns	
TCHCL	CLK High Time	40		ns	
TSVCH	Status Active Setup Time	65		ns	
TCHSV	Status Active Hold Time	10		ns	
TSHCL	Status Inactive Setup Time	55		ns	
TCLSH	Status Inactive Hold Time	10		ns	

TIMING RESPONSES

Symbol	Parameter	Min	Max	Unit	Loading
TCVNV	Control Active Delay	5	45	ns	MRDC } IORC } MWTC } IOWC } INTA } AMWC } AIOWC } $I_{OL} = 32$ mA $I_{OH} = -2$ mA $C_L = 300$ pF
TCVNX	Control Inactive Delay	10	45	ns	
TCLLH, TCLMCH	ALE MCE Active Delay (from CLK)		15	ns	
TSVLH, TSMCH	ALE MCE Active Delay (from Status)		15	ns	
TCHLL	ALE Inactive Delay		15	ns	
TCLML	Command Active Delay	10	35	ns	
TCLMH	Command Inactive Delay	10	35	ns	
TCHDTL	Direction Control Active Delay		50	ns	
TCHDTH	Direction Control Inactive Delay		30	ns	
TAELCH	Command Enable Time		40	ns	
TAEHCZ	Command Disable Time		40	ns	Other { $I_{OL} = 16$ mA $I_{OH} = -1$ mA $C_L = 80$ pF
TAELCV	Enable Delay Time	85	275	ns	
TAEVNV	\overline{AEN} to DEN		20	ns	
TCEVNV	CEN to DEN, PDEN		20	ns	
TCELRH	CEN to Command		TCLML	ns	



Microprocessor Peripherals

11

MICROPROCESSOR PERIPHERALS

INTRODUCTION

Intel peripherals greatly enhance the 8080, the 8085, and many other microcomputers. These peripherals can significantly reduce development time, operating software, package count, board space, and parts costs while improving performance and increasing throughput in microcomputer systems. This section contains the most up-to-date data about Intel peripherals now available.

TABLE OF CONTENTS

8041A/8741A	Universal Peripheral Interface 8-Bit Microcomputer.....	11-3
8202	Dynamic RAM Controller.....	11-14
8251A	Programmable Communication Interface.....	11-24
8253/8253-5	Programmable Interval Timer.....	11-32
8255A/8255A-5	Programmable Peripheral Interface.....	11-43
8271	Programmable Floppy Disk Controller.....	11-64
8273	Programmable HDLC/SDLC Protocol Controller.....	11-93
8275	Programmable CRT Controller.....	11-118
8278	Programmable Keyboard Interface.....	11-142
8279/8279-5	Programmable Keyboard/Display Interface.....	11-152
8291	GPIB Talker/Listener.....	11-164
8292	GPIB Controller.....	11-188
8294	Data Encryption Unit.....	11-190
8295	Dot Matrix Printer Controller.....	11-201



8041A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

PRELIMINARY
Notice: This is not a final specification. Some parameters and limits are subject to change.

- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 x 8 ROM/EPROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with MCS-48™, MCS-80™, MCS-85™, and MCS-86™ Microprocessor Families
- Expandable I/O
- ROM Power-Down Capability
- Single 5V Supply


The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48™, MCS-80™, MCS-85™, MCS-86™, and other 8-bit systems.

The UPI-41A™ has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs.


The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.

PIN CONFIGURATION



BLOCK DIAGRAM



MPU
PERIPHERALS

PIN DESCRIPTION

Signal	Description
D ₀ -D ₇	Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.
P ₁₀ -P ₁₇	8-bit, PORT 1 quasi-bidirectional I/O lines.
P ₂₀ -P ₂₇	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P ₂₄ -P ₂₇) can be programmed to provide Interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as OBF (Output Buffer Full), P ₂₅ as IBF (Input Buffer Full), P ₂₆ as DRQ (DMA Request), and P ₂₇ as DACK (DMA ACKnowledge).
\overline{WR}	I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.
\overline{RD}	I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
\overline{CS}	Chip select input used to select one UPI-41A out of several connected to a common data bus.
A ₀	Address input used by the master processor to indicate whether byte transfer is data or command.
T ₀ , T ₁	Input pins which can be directly tested using conditional branch instructions. T ₁ also functions as the event timer input (under software control). T ₀ is used during PROM programming and verification in the 8741A.
X ₁ , X ₂	Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	External access input which allows emulation, testing and PROM/ROM verification.
PROG	Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
\overline{RESET}	Input used to reset status flip-flops and to set the program counter to zero. \overline{RESET} is also used during PROM programming and verification.
\overline{SS}	Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
V _{CC}	+5V power supply pin.
V _{DD}	+5V during normal operation. Programming supply pin during PROM programming. Low power standby pin in ROM version.
V _{SS}	Circuit ground potential.

UPI INSTRUCTION SET


Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
ADD A,Rr	Add register to A	1	1
ADD A,@Rr	Add data memory to A	1	2
ADD A,#data	Add immediate to A	2	2
ADDC A,Rr	Add immed. to A with carry	1	1
ADDC A,@Rr	Add immed. to A with carry	1	1
ADDC A,#data	Add immed. to A with carry	2	2
ANL A,Rr	AND register to A	1	1
ANL A,@Rr	AND data memory to A	1	1
ANL A,#data	AND immediate to A	2	2
ORL A,Rr	OR register to A	1	1
ORL A,@Rr	OR data memory to A	1	1
ORL A,#data	OR immediate to A	2	2
XRL A,Rr	Exclusive OR register to A	1	1
XRL A,@Rr	Exclusive OR data memory to A	1	1
XRL A,#data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap digits of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
INPUT/OUTPUT			
IN A,Pp	Input port to A	1	2
OUTL Pp,A	Output A to port	1	2
ANL Pp,#data	AND immediate to port	2	2
ORL Pp,#data	OR immediate to port	2	2
IN A,DBB	Input DBB to A, clear IBF	1	1
OUT DBB,A	Output A to DBB, set OBF	1	1
MOVD A,Pp	Input Expander port to A	1	2
MOVD Pp,A	Output A to Expander port	1	2
ANLD Pp,A	AND A to Expander port	1	2
ORLD Pp,A	OR A to Expander port	1	2
DATA MOVES			
MOV A,Rr	Move register to A	1	1
MOV A,@Rr	Move data memory to A	1	1
MOV A,#data	Move immediate to A	2	2
MOV Rr,A	Move A to register	1	1
MOV @Rr,A	Move A to data memory	1	1
MOV Rr,#data	Move immediate to register	2	2
MOV @Rr,#data	Move immediate to data memory	2	2
MOV A,PSW	Move PSW to A	1	1
MOV PSW,A	Move A to PSW	1	1
XCH A,Rr	Exchange A and register	1	1
XCH A,@Rr	Exchange A and data memory	1	1
XCHD A,@Rr	Exchange digit of A and register	1	1
MOVP A,@A	Move to A from current page	1	2
MOVP3 A,@A	Move to A from page 3	1	2
TIMER/COUNTER			
MOV A,T	Read Timer/Counter	1	1
MOV T,A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1

FEATURES AND ENHANCEMENTS


PRELIMINARY
 Notice: This is not a final specification. Some parameters limits are subject to change.

UPI-41


1. Single Data Bus Buffer



2. 4 Bits of Status




3. \overline{RD} and \overline{WR} are level triggered. IBF, OBF, F₁ and INT change internally when \overline{RD} or \overline{WR} are low.




4. P₂₄ and P₂₅ are port pins only.

UPI-41A

1. Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.




2. 8 Bits of Status




ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV STS, A Op Code: 90H



3. \overline{RD} and \overline{WR} are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of \overline{RD} or \overline{WR} .



4. P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.


If the "EN FLAGS" instruction has been executed, P₂₄ becomes the OBF (Output Buffer Full) pin. A "1" written to P₂₄ enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P₂₄ disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

MPU PERIPHERALS

PRELIMINARY


Notice: This is not a Standard Product. Some

If "EN FLAGS" has been executed, P₂₅ becomes the IBF (Input Buffer Full) pin. A "1" written to P₂₅ enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P₂₅ disables the IBF pin (the pin remains low). This pin can be used to indicate that the UPI-41 is ready for data.



DATA BUS BUFFER INTERRUPT CAPABILITY

EN FLAGS Op Code: 0F5H




5. P₂₆ and P₂₇ are port pins only.

5. P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.


If the "EN DMA" instruction has been executed, P₂₆ becomes the DRQ (DMA ReQuest) pin. A "1" written to P₂₆ causes a DMA request (DRQ is activated). DRQ is deactivated by DACK · RD, DACK · WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P₂₇ becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY

EN DMA Op Code: 0E5H



MPU PERIPHERALS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature - 65°C to + 150°C
Voltage on Any Pin With Respect to Ground 0.5V to + 7V
Power Dissipation 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{SS} = 0\text{V}$, 8041A: $V_{CC} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage (All Except X_1, X_2)	-0.5	0.8	V	
V_{IH1}	Input High Voltage (All Except $X_1, X_2, \overline{\text{RESET}}$)	2.2	V_{CC}		
V_{IH2}	Input High Voltage ($X_1, X_2, \overline{\text{RESET}}$)	3.0	V_{CC}	V	
V_{OL1}	Output Low Voltage (D_2 - D_7 , Sync)		0.45	V	$I_{OL} = 2.0\text{ mA}$
V_{OL2}	Output Low Voltage (All Other Outputs Except Prog)		0.45	V	$I_{OL} = 1.6\text{ mA}$
V_{OL3}	Output Low Voltage (Prog)		0.45	V	$I_{OL} = 1.0\text{ mA}$
V_{OH1}	Output High Voltage (D_0 - D_7)	2.4		V	$I_{OH} = -400\ \mu\text{A}$
V_{OH2}	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50\ \mu\text{A}$
I_{IL}	Input Leakage Current ($T_0, T_1, \overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{CS}}, A_0, EA$)		± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{OZ}	Output Leakage Current (D_0 - D_7 , High Z State)		± 10	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{LI1}	Low Input Load Current ($P_{10}P_{17}, P_{20}P_{27}$)		0.5	mA	$V_{IL} = 0.8\text{V}$
I_{LI2}	Low Input Load Current ($\overline{\text{RESET}}, SS$)		0.2	mA	$V_{IL} = 0.8\text{V}$
I_{DD}	V_{DD} Supply Current		1.5	mA	
$I_{CC} + I_{DD}$	Total Supply Current		125	mA	

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{SS} = 0\text{V}$, 8041A: $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = V_{DD} = +5\text{V} \pm 5\%$

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	$\overline{\text{CS}}, A_0$ Setup to $\overline{\text{RD}}\downarrow$	0		ns	
t_{RA}	$\overline{\text{CS}}, A_0$ Hold After $\overline{\text{RD}}\uparrow$	0		ns	
t_{RR}	$\overline{\text{RD}}$ Pulse Width	250		ns	$t_{CY} = 2.5\ \mu\text{s}$
t_{AD}	$\overline{\text{CS}}, A_0$ to Data Out Delay		225	ns	$C_L = 150\ \text{pF}$
t_{RD}	$\overline{\text{RD}}\downarrow$ to Data Out Delay		225	ns	$C_L = 150\ \text{pF}$
t_{RDF}	$\overline{\text{RD}}\uparrow$ to Data Float Delay		100	ns	
t_{RV}	Recovery Time Between Reads And/Or Write	300		ns	
t_{CY}	Cycle Time	2.5	15	μs	

DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	CS, A_0 Setup to $\text{WR}\downarrow$	0		ns	
t_{WA}	CS, A_0 Hold After $\text{WR}\uparrow$	0		ns	
t_{WW}	WR Pulse Width	250		ns	
t_{DW}	Data Setup to $\text{WR}\uparrow$	150		ns	
t_{WD}	Data Hold After $\text{WR}\uparrow$	0		ns	


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS—PORT 2

$T_A = 0^\circ\text{C}$ to 70°C , 8041A: $V_{CC} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{CP}	Port Control Setup Before Falling Edge of $\overline{\text{PROG}}$	110		ns	
t_{PC}	Port Control Hold After Falling Edge of $\overline{\text{PROG}}$	140		ns	
t_{DP}	Output Data Setup Time	220		ns	
t_{PF}	Input Data Hold Time	110		ns	
t_{PP}	$\overline{\text{PROG}}$ Pulse Width	1400		ns	
t_{PS}	Input Data Setup Time	700		ns	

WAVEFORMS—PORT 2




A.C. CHARACTERISTICS—DMA

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{ACC}	DAC to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	0		ns	
t_{CAC}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ to $\overline{\text{DACK}}$	0		ns	
t_{ACD}	$\overline{\text{DACK}}$ to Data Valid		225	ns	$C_L = 150\text{ pF}$
t_{CRQ}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ to DRQ Cleared		200	ns	

WAVEFORMS—DMA



MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parameter limits are subject to change.

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
CONTROL				CONTROL			
EN DMA	Enable DMA Handshake Lines	1	1	CLR F1	Clear F1 Flag		
EN I	Enable IBF Interrupt	1	1	CPL F1	Complement F1 Flag		
DIS I	Disable IBF Interrupt	1	1	MOV STS, A	A ₄ -A ₇ to Bits 4-7 of Status		
EN FLAGS	Enable Master Interrupts	1	1	BRANCH			
SEL RB0	Select register bank 0	1	1	JMP addr	Jump unconditional	2	2
SEL RB1	Select register bank 1	1	1	JMPP @A	Jump indirect	1	2
NOP	No Operation	1	1	DJNZ R,addr	Decrement register and skip	2	2
REGISTERS				JC addr	Jump on Carry = 1	2	2
INC Rr	Increment register	1	1	JNC addr	Jump on Carry = 0	2	2
INC @Rr	Increment data memory	1	1	JZ addr	Jump on A Zero	2	2
DEC Rr	Decrement register	1	1	JNZ addr	Jump on A not Zero	2	2
SUBROUTINE				JT0 addr	Jump on T0 = 1	2	2
CALL addr	Jump to subroutine	2	2	JNT0 addr	Jump on T0 = 0	2	2
RET	Return	1	2	JT1 addr	Jump on T1 = 1	2	2
RETR	Return and restore status	1	2	JNT1 addr	Jump on T1 = 0	2	2
FLAGS				JF0 addr	Jump on F0 Flag = 1	2	2
CLR C	Clear Carry	1	1	JF1 addr	Jump on F1 Flag = 1	2	2
CPL C	Complement Carry	1	1	JTF addr	Jump on Timer Flag = 1, Clear Flag	2	2
CLR F0	Clear Flag 0	1	1	JNIBF addr	Jump on IBF Flag = 0	2	2
CPL F0	Complement Flag 0	1	1	JOBFBF addr	Jump on OBF Flag = 1	2	2
				JBb addr	Jump on Accumulator Bit	2	2

APPLICATIONS




Figure 1. 8085A-8041A Interface




Figure 2. 8048-8041A Interface




Figure 3. 8041A-8243 Keyboard Scanner




Figure 4. 8041A Matrix Printer Interface

MPU PERIPHERALS

PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock input (1 to 6 MHz)
RESET	Initialization and address latching
TEST 0	Selection of program or verify mode
EA	Activation of program/verify modes
BUS	Address and data input data output during verify
P20-1	Address input
V _{DD}	Programming power supply
PROG	Program pulse input


The program/verify sequence is:

1. V_{DD} = 5V, clock applied or internal oscillator operating, RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating.
2. Insert 8741A in programming socket.
3. TEST 0 = 0V (select program mode).
4. EA = 25V (activate program mode).
5. Address applied to BUS and P20-1.
6. RESET = 5V (latch address).
7. Data applied to BUS.
8. V_D = 25V (programming power).
9. PROG = 0V followed by one 50 ms pulse to 25V.
10. V_{DD} = 5V.
11. TEST 0 = 5V (verify mode).
12. Read and verify data on BUS.
13. TEST 0 = 0V.
14. RESET = 0V and repeat from step 5.
15. Programmer should be at conditions of step 1 when 8741A is removed from socket.

Programming Options

The 8741A EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid.
2. Universal PROM Programmer (UPP-101 or UPP-102) Peripheral of the Intel[®] Development System with a UPP-848 Personality Card.



WARNING: An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC output. The lack of this clock may be used to disable the programmer.

Figure 5. Programming/Verification Sequence

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which

should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μW/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

A.C. TIMING SPECIFICATION FOR PROGRAMMING

$$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}, V_{CC} = 5\text{V} \pm 5\%, V_{DD} = 25\text{V} \pm 1\text{V}$$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to $\overline{\text{RESET}}$ ↓	4tcy			
t _{WA}	Address Hold Time After $\overline{\text{RESET}}$ ↓	4tcy			
t _{DW}	Data in Setup Time to PROG ↓	4tcy			
t _{WD}	Data in Hold Time After PROG ↓	4tcy			
t _{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	4tcy			
t _{VDDW}	V _{DD}	4tcy			
t _{VDDH}	V _{DD} Hold Time After PROG ↓	0			
t _{PW}	Program Pulse Width	50	60	MS	
t _{TW}	Test 0 Setup Time for Program Mode	4tcy			
t _{WT}	Test 0 Hold Time After Program Mode	4tcy			
t _{DO}	Test 0 to Data Out Delay		4tcy		
t _{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	4tcy			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
t _{CY}	CPU Operation Cycle Time	5.0		μS	
t _{RE}	$\overline{\text{RESET}}$ Setup Time Before EA ↓	4tcy			

Note: If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$ ↓.

D.C. SPECIFICATION FOR PROGRAMMING


$$T_A = 25^\circ\text{C} \pm 5^\circ\text{C}, V_{CC} = 5\text{V} \pm 5\%, V_{DD} = 25\text{V} \pm 1\text{V}$$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	24.0	26.0	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V _{PL}	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
I _{PROG}	PROG High Voltage Supply Current		16.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


WAVEFORMS

Combination Program/Verify Mode (EPROMs Only)



Verify Mode (ROM/EPROM)

VERIFY MODE (ROM/EPROM)



MPU
PERIPHERALS




PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

8202 DYNAMIC RAM CONTROLLER


- Provides All Signals Necessary to Control 2104A, 2117, or 2118 Dynamic Memories
- Directly Addresses and Drives Up to 128K Bytes Without External Drivers
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a Refresh Counter
- Refresh Cycles May be Internally or Externally Requested
- Provides Transparent Refresh Capability
- Fully Compatible with Intel® 8080A, 8085A and 8086 Microprocessors
- Decodes 8085A Status for Advanced Read Capability
- Provides System Acknowledge and Transfer Acknowledge Signals
- Internal or External Clock Capability

The 8202 is a Dynamic RAM System Controller designed to provide all signals necessary to use 2104A, 2117, or 2118 Dynamic RAMs in microcomputer systems. The 8202 provides multiplexed addresses and address strobes, as well as refresh/access arbitration. Refresh cycles can be started internally or externally.

PIN CONFIGURATION



8202 BLOCK DIAGRAM



MPU
PERIPHERALS

PIN DESCRIPTIONS

Pin Name	#	I/O	Pin Description
AL ₀	6	I	Low-Order Address. These Address
AL ₁	8	I	inputs are used to generate the Row
AL ₂	10	I	Address for the Multiplexer. If the
AL ₃	12	I	AL ₆ /OP ₃ input is pulled to +12V
AL ₄	14	I	through a 5KΩ resistor, the 8202
AL ₅	16	I	configures itself for 4K RAMs. If
AL ₆ /OP ₃	18	I	AL ₆ /OP ₃ is driven with TTL levels, the 8202 configures itself for 16K RAMs.
AH ₀	5	I	High-Order Address. These Ad-
AH ₁	4	I	dress inputs are used to generate
AH ₂	3	I	the Column Address for the Multi-
AH ₃	2	I	plexer. If the 8202 is configured for
AH ₄	1	I	4K RAMs, AH ₆ can be used as an
AH ₅	39	I	active high Chip select for the mem-
AH ₆	38	I	ory controlled by 8202. For 16K RAM operation, AH ₆ becomes the most significant column address bit.
$\overline{\text{OUT}}_0$	7	O	Output of the Multiplexer. These
$\overline{\text{OUT}}_1$	9	O	outputs are designed to drive the ad-
$\overline{\text{OUT}}_2$	11	O	dresses of the Dynamic RAM array.
$\overline{\text{OUT}}_3$	13	O	For 4K RAM operation, $\overline{\text{OUT}}_6$ is de-
$\overline{\text{OUT}}_4$	15	O	signed to drive the 2104A $\overline{\text{CS}}$ input.
$\overline{\text{OUT}}_5$	17	O	(Note that the $\overline{\text{OUT}}_{0-6}$ pins do not
$\overline{\text{OUT}}_6$	19	O	require inverters or drivers for proper operation.
$\overline{\text{WE}}$	28	O	Write Enable. This output is designed to drive the Write Enable inputs of the Dynamic RAM array.
$\overline{\text{CAS}}$	27	O	Column Address Strobe. This output is used to latch the Column Address into the Dynamic RAM array.
$\overline{\text{RAS}}_0$	21	O	Row Address Strobe. These outputs
$\overline{\text{RAS}}_1$	22	O	are used to latch the Row Address
$\overline{\text{RAS}}_2$	23	O	into the bank of dynamic RAMs,
$\overline{\text{RAS}}_3$	26	O	selected by the 8202 Bank Address pins (B ₀ , B ₁ /OP ₁)
B ₀	24	I	Bank Address. These inputs are
B ₁ /OP ₁	25	I	used to select one of four banks of dynamic RAM via the $\overline{\text{RAS}}_{0-3}$ outputs. If the B ₁ /OP ₁ input is pulled to +12V through a 5KΩ resistor, the 8202 configures itself to the Advanced Read mode. This mode changes the function of the 8202 RD/S ₁ and REFRQ/ALE inputs and disables the $\overline{\text{RAS}}_0$ and $\overline{\text{RAS}}_1$ outputs.


Pin Name	#	I/O	Pin Description
$\overline{\text{RD}}/\text{S}_1$	32	I	Read/S ₁ input. This input is used to request a read cycle. In normal operation, a low on this input informs the arbiter that a read cycle is requested. In the Advanced Read Mode, this input is designed to accept the S ₁ status signal from the 8085A (fully decoded for a read). The trailing edge of ALE informs the arbiter that a read cycle is requested by latching S ₁ .
$\overline{\text{WR}}$	31	I	Write Input. This input is used to request a write cycle. A low on this input informs the arbiter that a write cycle is desired.
$\overline{\text{PCS}}$	33	I	Protected Chip Select. A low on this input enables the WR and RD/S ₁ inputs. $\overline{\text{PCS}}$ is protected against terminating a cycle in progress.
REFRQ/ALE	34	I	Refresh Request/Address Latch Enable. During normal operation, a high on this input indicates to the arbiter that a refresh cycle is being requested. In the Advanced Read Mode, this input is used to latch the state of the 8085 S ₁ signal into the RD/S ₁ input. If S ₁ is high at this time, a Read Cycle is requested. In this mode, transparent refresh is not possible.
$\overline{\text{XACK}}$	29	O	Transfer acknowledge. This output is a strobe indicating valid data during a read cycle or data written during a write cycle. $\overline{\text{XACK}}$ can be used to latch valid data from the RAM array.
$\overline{\text{SACK}}$	30	O	System Acknowledge. This output indicates the beginning of a memory access cycle. It can be used as an advanced transfer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, $\overline{\text{SACK}}$ is delayed until $\overline{\text{XACK}}$ in the memory access cycle).
X ₀ /OP ₂	36	I	Crystal Inputs. These inputs are designed for a quartz crystal to control the frequency of the oscillator. If X ₀ /OP ₂ is pulled to +12V through a 1KΩ resistor, X ₁ /CLK becomes a TTL input for an external clock.
X ₁ /CLK	37	I	
TNK	35		Tank. This pin is used for a tank circuit connection.
VCC	40		+5V ± 10%
VSS	20		Ground.

BASIC FUNCTIONAL DESCRIPTION

The 8202 consists of six basic blocks: the oscillator, the arbiter, the refresh timer, the refresh counter, the multiplexer, and the timing and control block.

Oscillator

The oscillator provides the basic timing for all 8202 operations. The oscillator circuit is designed primarily for use with an external series resonant fundamental mode crystal. Overtone crystals may be used with the tank circuit shown in Figure 1. A small capacitor (3–5 pF) should be placed in series with any crystal to block D.C. stress and assure oscillation at the proper frequency.



The tank input to the oscillator allows the use of overtone mode crystals. The tank circuit shunts the crystal's fundamental and high overtone frequencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

If the X₀/OP₂ pin is pulled to +12V, through a 1KΩ resistor, the 8202 can be driven by a TTL clock on the X₁/CLK input. No tank circuit is required in this mode.

Arbiter

The 8202 provides 3 different operational cycles:

1. Read Cycle
2. Write Cycle
3. Refresh Cycle

The read and write cycles are initiated by external requests (RD/S₁ and PCS or WR and PCS). A refresh cycle may be initiated by the internal refresh timer, or by an external request (REFRQ/ALE). The arbiter resolves conflicts between cycle requests and cycles in execution.

If the B₇/OP₁ input is pulled to +12V through a 5KΩ resistor (Advanced Read mode), RD/S₁ becomes an input for the S₁ status signal of the 8085A (fully decoded for read). REFRQ/ALE becomes an input for the ALE signal of the 8085 (used to latch S₁. If S₁ is "high" at the falling edge of ALE, a read cycle will be requested. Transparent refresh is not possible in this mode.

Refresh Timer

The refresh timer is a simple timer that indicates to the arbiter that it is time for a refresh cycle. The refresh timer is reset when a refresh cycle is requested.


Refresh Counter

The refresh counter contains the address of the row to be refreshed. This counter is incremented after every refresh cycle.

Multiplexer

The multiplexer is designed to provide the dynamic RAM array with row addresses, column addresses and refresh addresses at the proper times. Its inputs consist of AL₀₋₅, AL₆/OP₃, AH₀₋₆, and the refresh counter.

If AL₆/OP₃ is pulled to +12V through a 5KΩ resistor, the 8202 configures itself for 4K RAMs. In this mode, AL₀₋₅ provides the multiplexer with the six bit row address. AH₀₋₅ provides the multiplexer with the six bit column address.



OUT₀₋₅ provide the RAM array with twelve bits of multiplexed address. AH₆ can be used as an active high chip select for the RAM array if OUT₆ drives CS. Note that the OUT₀₋₆ signals do not require inverters or drivers.

If the 8202 is configured for 16K RAMs, AL₀₋₅ and AL₆/OP₃ provide the multiplexer with seven bits of row

address. \overline{AH}_{0-6} provides it with seven bits of column address. \overline{OUT}_{0-6} provides the RAM array with fourteen bits of multiplexed address.

Timing and Control Block

The timing and control block executes one of three operational cycles at the request of the arbiter (Read, Write, and Refresh cycles). It provides the RAM array with \overline{WE} , \overline{CAS} , and \overline{RAS} signals. It provides the CPU with transfer and system acknowledge (\overline{XACK} and \overline{SACK}) signals. It controls the multiplexer during all cycles. It resets the refresh timer and increments the refresh counter during refresh cycles.

Inputs B_0 and B_1/OP_1 are used to select one of four banks of dynamic RAM via the \overline{RAS}_{0-3} outputs.

If B_1/OP_1 is pulled to +12V through a 5K Ω resistor, the 8202 configures itself to the Advanced Read Mode. This mode changes the function of the \overline{RD}/S_1 and \overline{REFRQ}/ALE inputs and disables the \overline{RAS}_0 and \overline{RAS}_1 outputs.

SYSTEM OPERATION

The 8202 is always in one of the following states:

1. Idle.
2. Performing a Test Cycle.
3. Performing a Write Cycle.
4. Performing a Read Cycle.
5. Performing a Refresh Cycle.


Idle

When the 8202 is idle, no cycle is in progress, the arbiter monitors internal and external cycle requests, and the refresh timer counts towards an internal refresh cycle request. (Fig. X.1)

While the 8202 is idle, the arbiter samples access cycle requests and refresh cycle requests, internal or external, on the rising edge of clock. If both Read and Write cycle requests are active when sampled, a test cycle is started. If a write-cycle request is active when sampled, a write cycle is started. If a read cycle request is active when sampled, a read cycle is started. If a refresh cycle request was previously pulsed or is active when sampled, a refresh cycle is started. Due to internal delays, if an access cycle request and a refresh cycle request occur simultaneously, the access cycle will be executed before the refresh cycle is executed.

Test Cycle

When a test cycle is started, (Read and Write Cycle Requests both active when sampled) the refresh counter is set to zero and the delayed \overline{SACK} mode is reset, while the 8202 executes a write cycle. This cycle is used for testing only and is not recommended for normal system operation.



Write Cycle (Fig. X.2)

When a write cycle is started, (Write-Cycle Request active when sampled) the Multiplexer drives the \overline{OUT}_{0-6} pins with the low order address. Then, if the delayed \overline{SACK} Mode is not set, \overline{SACK} is activated. The row address is strobed into the selected bank of RAMs. The multiplexer then drives the \overline{OUT}_{0-6} pins with the high order address and the write enable (\overline{WE}) pin is activated. The column address is then strobed into the RAM array.

Near the end of the cycle, the \overline{XACK} output is activated. If the Delayed \overline{SACK} Mode is set, \overline{SACK} had the same timing as \overline{XACK} . At the end of the cycle, all signals are deactivated, the Delayed \overline{SACK} Mode is exited, and the precharge time begins. After the precharge time, the 8202 re-enters the Idle state. The refresh timer continues to count during access cycles.

If the \overline{REFRQ} pin is pulsed or held active while a write cycle is in progress, a refresh cycle will occur immediately following the write cycle, if the Advanced Read Mode is not selected.



Read Cycle (Fig. X.3)

Read cycle operation is the same as write cycle operation, except the write enable (\overline{WE}) signal is not activated.

PRELIMINARY
 Notice: This is not a final specification. Some parameters and limits are subject to change.

If the REFRQ pin is pulsed or held active while a read cycle is in progress, a refresh cycle will occur immediately following the read cycle, if the Advanced Read Mode is not selected.

ately following the read cycle, if the Advanced Read Mode is not selected.




Refresh Cycle (Fig. X.4)

When a refresh cycle is started, (refresh-cycle request previously pulsed or active when sampled) the 8202 resets the Refresh Timer. The Multiplexer drives the OUT 0-6 pins with the refresh address contained in the

Refresh Counter. The 8202 then activates the Row Address Strobe (RAS 0-3) signals. At the end of the refresh cycle, all signals are deactivated, the refresh counter is incremented, and the precharge time begins. After the precharge time, the 8202 re-enters the Idle State.


MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.



Hidden Refresh Cycle


Distributed hidden refresh operation is most efficient if REFRQ is strobed during a command cycle such as fetch, where it is intended for the refresh cycle to follow. This is illustrated for 8085 in the following diagram.



System Configurations

Currently, there exists a wide range of processor bus structures, processor speeds, and memory speeds. As a result, the 8202 offers many possible system configurations with equally many cost-performance tradeoffs.

The following system block diagram illustrates just one of the possible system configurations supported by the 8202:



MPU PERIPHERALS

Other system configurations are described in the Intel, Application Note AP45, "Using the 8202 Dynamic RAM Controller." Other related documents are:

- "Intel Memory Design Handbook" (Dynamic Ram sections).

- AR-1, "Simplify Your Dynamic RAM/Microprocessor Interface."
- AP-38, "Application Techniques for the Intel 8085A Bus."

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to + 150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1.4 Watts

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 10\%$; $\text{GND} = 0\text{V}$

Symbol	Parameter	Min	Max	Units	Test Conditions
V_C	Input Clamp Voltage		- 1.0	V	$I_C = - 5 \text{ mA}$
I_{CC}	Power Supply Current		250	mA	
I_F	Forward Input Current X ₁ /CLK All Other Inputs		- 2.0 - 320	mA μA	$V_F = 0.45\text{V}$ $V_F = 0.45\text{V}$
I_R	Reverse Input Current		40	μA	$V_R = V_{CC}$
V_{OL}	Output Low Voltage SACK, XACK All Other Outputs		0.45 0.45	V V	$I_{OL} = 5 \text{ mA}$ $I_{OL} = 3 \text{ mA}$
V_{OH}	Output High Voltage SACK, XACK All Other Outputs	2.4 2.6		V V	$I_{OH} = - 1 \text{ mA}$ $I_{OH} = - 1 \text{ mA}$
V_{IL}	Input Low Voltage		0.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input High Voltage	2.0		V	$V_{CC} = 5.0\text{V}$

CAPACITANCE

Symbol	Parameter	Min	Max	Units	Test Conditions
C_{IN}	Input Capacitance		30	pF	$F = 1 \text{ MHz}$ $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5\text{V}$ $T_A = 25^\circ\text{C}$

A.C. CHARACTERISTICS

 $T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{CC} = 5\text{V} \pm 10\%$

Loading:

 $\overline{\text{SACK}}, \overline{\text{XACK}}$
 $\overline{\text{OUT}}_0 - \overline{\text{OUT}}_6$
 $\overline{\text{RAS}}_1 - \overline{\text{RAS}}_4$
 $\overline{\text{WE}}$
 $\overline{\text{CAS}}$
 $\text{CL} = 30\text{ pF}$
 $\text{CL} = 160\text{ pF}$
 $\text{CL} = 115\text{ pF}$
 $\text{CL} = 224\text{ pF}$
 $\text{CL} = 320\text{ pF}$

Measurements made with respect to $\overline{\text{RAS}}_1 - \overline{\text{RAS}}_4$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OUT}}_0 - \overline{\text{OUT}}_6$ are at 2.4V and 0.8V. All other pins are measured at 1.5V.

PRELIMINARY
 Not a final specification. Some units are subject to change.

Symbol	Parameter	Min	Max	Units
t_P	Clock (Internal/External) Period (See Note 1)	40	54	ns
t_{RC}	Memory Cycle Time	$10 t_P - 30$	$12 t_P$	ns
t_{RAH}	Row Address Hold Time	$t_P - 10$		ns
t_{ASR}	Row Address Setup Time	t_{PH}		ns
t_{CAH}	Column Address Hold Time	$5 t_P$		ns
t_{ASC}	Column Address Setup Time	$t_P - 35$		ns
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	$2 t_P - 10$	$2 t_P + 30$	ns
t_{WCS}	$\overline{\text{WE}}$ Setup to $\overline{\text{CAS}}$	$t_P - 40$		ns
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	$5 t_P - 30$		ns
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	$5 t_P$		ns
t_{RP}	$\overline{\text{RAS}}$ Precharge Time (See Note 2)	$4 t_P - 30$		ns
t_{WCH}	$\overline{\text{WE}}$ Hold Time to $\overline{\text{CAS}}$	$5 t_P - 20$		ns
t_{REF}	Internally Generated Refresh to Refresh Time			
	64 Cycle	548 t_P	576 t_P	ns
	128 Cycle	264 t_P	288 t_P	ns
t_{CR}	$\overline{\text{RD}}, \overline{\text{WR}}$ to $\overline{\text{RAS}}$ Delay	$t_{PH} + 30$	$t_{PH} + t_P + 75$	ns
t_{CC}	$\overline{\text{RD}}, \overline{\text{WR}}$ to $\overline{\text{CAS}}$ Delay	$t_{PH} + 2 t_P + 25$	$t_{PH} + 3 t_P + 85$	ns
t_{RFR}	REFRQ to $\overline{\text{RAS}}$ Delay	$1.5 t_P + 30$	$2.5 t_P + 100$	ns
t_{AS}	$A_0 - A_{15}$ to $\overline{\text{RD}}, \overline{\text{WR}}$ Setup Time (See Note 4)	0		ns
t_{CA}	$\overline{\text{RD}}, \overline{\text{WR}}$ to $\overline{\text{SACK}}$ Leading Edge		$t_P + 40$	ns
t_{CK}	$\overline{\text{RD}}, \overline{\text{WR}}$ to $\overline{\text{XACK}}, \overline{\text{SACK}}$ Trailing Edge Delay		30	ns
t_{KCH}	$\overline{\text{RD}}, \overline{\text{WR}}$ Inactive Hold to $\overline{\text{SACK}}$ Trailing Edge	10		ns
t_{SC}	$\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{PCS}}$ to X/CLK Setup Time (See Note 3)	15		ns
t_{CX}	$\overline{\text{CAS}}$ to $\overline{\text{XACK}}$ Time	$5 t_P - 25$	$5 t_P + 20$	ns
t_{ACK}	$\overline{\text{XACK}}$ Leading Edge to $\overline{\text{CAS}}$ Trailing Edge Time	10		ns
t_{XW}	$\overline{\text{XACK}}$ Pulse Width	$2 t_P - 25$		ns
t_{LL}	REFRQ Pulse Width	20		ns
t_{CHS}	$\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{PCS}}$ Active Hold to $\overline{\text{RAS}}$	0		ns
t_{WW}	$\overline{\text{WR}}$ to $\overline{\text{WE}}$ Propagation Delay	8	50	ns
t_{AL}	S_1 to ALE Setup Time	40		ns
t_{LA}	S_1 to ALE Hold Time	$2 t_P + 40$		ns
t_{PL}	External Clock Low Time	15		ns
t_{PH}	External Clock High Time	20		ns
t_{PH}	External Clock High Time for $V_{CC} = 5\text{V} \pm 5\%$	17		ns


Notes:

- t_P minimum determines maximum oscillator frequency.
- t_P maximum determines minimum frequency to maintain 2 ms refresh rate and t_{RP} minimum.
- To achieve the minimum time between the $\overline{\text{RAS}}$ of a memory cycle and the $\overline{\text{RAS}}$ of a refresh cycle, such as a transparent refresh, REFRQ should be pulsed in the previous memory cycle.
- t_{SC} is not required for proper operation which is in agreement with the other specs, but can be used to synchronize external signals with X/CLK if it is desired.
- If t_{AS} is less than 0 then the only impact is that t_{ASR} decreases by a corresponding amount.


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

8202 TIMING

NORMAL READ OR WRITE CYCLE



REFRESH CYCLE




(CAS = V_{OH}) IF THE REFRESH CYCLE IS INTERNALLY TRIGGERED THEN IGNORE REFQ.

MPU PERIPHERALS


ADVANCED READ MODE USING THE SIMPLIFIED 8085 INTERFACE OPTION

PRELIMINARY
 Notice: This is not a final specification. Some
 metric limits are subject to change.



OTHER TIMING PARAMETERS ARE THE SAME AS NORMAL MODE
 WRITE CYCLE IS THE SAME AS NORMAL MODE EXCEPT THAT XACK AND SACK GO
 INACTIVE ON THE RISING EDGE OF ALE

OUTPUT TEST LOAD CIRCUIT



MPU
 PERIPHERALS



8251A


PROGRAMMABLE COMMUNICATION INTERFACE

PRELIMINARY
 Notice: This document contains preliminary information. Some parameters and specifications are subject to change.

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling.
- Synchronous Baud Rate — DC to 64K Baud
- Asynchronous Baud Rate — DC to 19.2K Baud
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection — Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single +5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION




PIN NAMES

D ₇ , D ₀	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
Tx̄C	Transmitter Clock
TxD	Transmitter Data
Rx̄C	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char. from 8080)

DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET/BD	Sync Detect/ Break Detect
RTS	Request to Send Data
CTS	Clear to Send Data
Tx̄E	Transmitter Empty
V _{CC}	+5 Volt Supply
GND	Ground

BLOCK DIAGRAM



MPU PERIPHERALS

FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the \overline{RD} and \overline{WR} do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.

FOR COMPLETE INFORMATION ON THIS DATA SHEET

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next \overline{RxC} . Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, the Internal SYNC Detect is disabled.

BREAK DETECT (Async Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.




Figure 4. 8251A Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TXD output will be held in the marking state upon Reset.

Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

1. Mode Instruction
2. Command Instruction

Mode Instruction


This format defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be inserted.

Command Instruction

This format defines a status word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.




* The second SYNC character is skipped if MODE instruction has programmed the 8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the 8251A to ASYNC mode.

Figure 5. Typical Data Block

Synchronous Mode (Transmission)

The Tx_D output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the $\overline{\text{CTS}}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of Tx_C. Data is shifted out at the same rate as the Tx_C.

Once transmission has started, the data stream at the Tx_D output must continue at the Tx_C rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the Tx_D data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.



Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the Rx_D pin is then sampled in on the rising edge of Rx_C. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one Rx_C cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one", thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that

the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 8. Mode Instruction Format, Synchronous Mode




Figure 9. Data Format, Synchronous Mode

MPU PERIPHERALS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin

With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 5\%$; $\text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.2	V_{CC}	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.2\text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\ \mu\text{A}$
I_{OFL}	Output Float Leakage		± 10	μA	$V_{OUT} = V_{CC}$ TO 0.45V
I_{IL}	Input Leakage		± 10	μA	$V_{IN} = V_{CC}$ TO 0.45V
I_{CC}	Power Supply Current		100	mA	All Outputs = High

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance		10	pF	$f_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance		20	pF	Unmeasured pins returned to GND




Figure 16. Test Load Circuit




Figure 17. Typical Δ Output Delay vs. Δ Capacitance (pF)

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 5\%$; $\text{GND} = 0\text{V}$

Bus Parameters (Note 1)

Read Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t_{AR}	Address Stable Before $\overline{\text{READ}}$ ($\overline{\text{CS}}$, $\text{C}/\overline{\text{D}}$)	50		ns	Note 2
t_{RA}	Address Hold Time for $\overline{\text{READ}}$ ($\overline{\text{CS}}$, $\text{C}/\overline{\text{D}}$)	50		ns	Note 2
t_{RR}	$\overline{\text{READ}}$ Pulse Width	250		ns	
t_{RD}	Data Delay from $\overline{\text{READ}}$		250	ns	3, $C_L = 150\text{ pF}$
t_{DF}	$\overline{\text{READ}}$ to Data Floating	10	100	ns	

Write Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t_{AW}	Address Stable Before $\overline{\text{WRITE}}$	50		ns	
t_{WA}	Address Hold Time for $\overline{\text{WRITE}}$	50		ns	
t_{WW}	$\overline{\text{WRITE}}$ Pulse Width	250		ns	
t_{DW}	Data Set Up Time for $\overline{\text{WRITE}}$	150		ns	
t_{WD}	Data Hold Time for $\overline{\text{WRITE}}$	30		ns	
t_{RV}	Recovery Time Between WRITES	6		t_{CY}	Note 4

- NOTES:**
1. AC timings measured $V_{OH} = 2.0$, $V_{OL} = 0.8$, and with load circuit of Figure 1.
 2. Chip Select ($\overline{\text{CS}}$) and Command/Data ($\text{C}/\overline{\text{D}}$) are considered as Addresses.
 3. Assumes that Address is valid before $\overline{\text{RD}}\downarrow$.
 4. This recovery time is for Mode Initialization only. Write Data is allowed only when $\text{TxRDY} = 1$.
 Recovery Time between Writes for Asynchronous Mode is $8 t_{CY}$ and for Synchronous Mode is $16 t_{CY}$.

Input Waveforms for AC Tests



Other Timings:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t_{CY}	Clock Period	320	1350	ns	Notes 5, 6
t_{ϕ}	Clock High Pulse Width	140	$t_{CY}-90$	ns	
$t_{\bar{\phi}}$	Clock Low Pulse Width	90		ns	
t_R, t_F	Clock Rise and Fall Time	5	20	ns	
t_{DTx}	TxD Delay from Falling Edge of $\overline{Tx\bar{C}}$		1	μs	
t_{SRx}	Rx Data Set-Up Time to Sampling Pulse	2		μs	
t_{HRx}	Rx Data Hold Time to Sampling Pulse	2		μs	
f_{Tx}	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t_{TPW}	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		t_{CY}	
	16x and 64x Baud Rate	1		t_{CY}	
t_{TPD}	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		t_{CY}	
	16x and 64x Baud Rate	3		t_{CY}	
f_{Rx}	Receiver Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t_{RPW}	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		t_{CY}	
	16x and 64x Baud Rate	1		t_{CY}	
t_{RPD}	Receiver Input Clock Pulse Delay				
	1x Baud Rate	15		t_{CY}	
	16x and 64x Baud Rate	3		t_{CY}	
t_{TxRDY}	TxD RDY Pin Delay from Center of last Bit		8	t_{CY}	Note 7
$t_{TxRDY\ CLEAR}$	TxD RDY \downarrow from Leading Edge of \overline{WR}		180	ns	Note 7
t_{RxRDY}	RxD RDY Pin Delay from Center of last Bit		24	t_{CY}	Note 7
$t_{RxRDY\ CLEAR}$	RxD RDY \downarrow from Leading Edge of \overline{RD}		150	ns	Note 7
t_{IS}	Internal SYNDET Delay from Rising Edge of $\overline{Rx\bar{C}}$		24	t_{CY}	Note 7
t_{ES}	External SYNDET Set-Up Time Before Falling Edge of $\overline{Rx\bar{C}}$		16	t_{CY}	Note 7
$t_{TxEMPTY}$	TxEMPTY Delay from Center of Last Bit		20	t_{CY}	Note 7
t_{WC}	Control Delay from Rising Edge of WRITE ($TxEn, \overline{DTR}, \overline{RTS}$)		8	t_{CY}	Note 7
t_{CR}	Control to READ Set-Up Time ($\overline{DSR}, \overline{CTS}$)		20	t_{CY}	Note 7

5. The TxC and RxC frequencies have the following limitations with respect to CLK.

For 1x Baud Rate, f_{Tx} or $f_{Rx} \leq 1/(30 t_{CY})$


For 16x and 64x Baud Rate, f_{Tx} or $f_{Rx} \leq 1/(4.5 t_{CY})$

6. Reset Pulse Width = 6 t_{CY} minimum; System Clock must be running during Reset.

7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Receiver Control & Flag Timing (ASYNC Mode)




EXAMPLE FORMAT = 7 BIT CHARACTER WITH PARITY & 2 STOP BITS.

Transmitter Control & Flag Timing (SYNC Mode)



EXAMPLE FORMAT = 5 BIT CHARACTER WITH PARITY, 2 SYNC CHARACTERS.

Receiver Control & Flag Timing (SYNC Mode)



NOTE - 1: INTERNAL SYNC, 2 SYNC CHARACTERS, 5 BITS, WITH PARITY
 NOTE - 2: EXTERNAL SYNC, 5 BITS, WITH PARITY

MPU
 PERIPHERALS




8253/8253-5 PROGRAMMABLE INTERVAL TIMER

- MCS—85™ Compatible 8253-5
 - 3 Independent 16-Bit Counters
 - DC to 2 MHz
 - Programmable Counter Modes
- Count Binary or BCD
 - Single +5V Supply
 - 24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (8-BIT)
CLK N	COUNTER CLOCK INPUTS
GATE N	COUNTER GATE INPUTS
OUT N	COUNTER OUTPUTS
RD	READ COUNTER
WR	WRITE COMMAND OR DATA
CS	CHIP SELECT
A ₀ -A ₁	COUNTER SELECT
V _{CC}	+5 VOLTS
GND	GROUND

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel™ Micro-computer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

1. Programming the MODES of the 8253.
2. Loading the count registers.
3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

\overline{RD} (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

\overline{WR} (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

\overline{CS} (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The \overline{CS} input has no effect upon the actual operation of the counters.




Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

\overline{CS}	\overline{RD}	\overline{WR}	A ₁	A ₀	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	X	X	X	X	Disable 3-State
0	1	1	X	X	No-Operation 3-State

MPU PERIPHERALS

Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel™ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The \overline{CS} can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.




Figure 2. Block Diagram Showing Control Word Register and Counter Functions




Figure 3. 8253 System Interface

OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SC1	SC0	RL1	RL0	M2	M1	M0	BCD

Definition of Control

SC — Select Counter:

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

RL — Read/Load:

RL1	RL0	
0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
1	1	Read/Load least significant byte first, then most significant byte.

M — MODE:

M2	M1	M0	
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

BCD:

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

- (1) Write 1st byte stops the current counting.
- (2) Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.

MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for $(N + 1)/2$ counts and low for $(N - 1)/2$ counts.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

Modes	Signal Status	Low Or Going Low	Rising	High
0		Disables counting	---	Enables counting
1		---	1) Initiates counting 2) Resets output after next clock	---
2		1) Disables counting 2) Sets output immediately high	Initiates counting	Enables counting
3		1) Disables counting 2) Sets output immediately high	Initiates counting	Enables counting
4		Disables counting	---	Enables counting
5		---	Initiates counting	---

Figure 4. Gate Pin Operations Summary

8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2^{16} for Binary or 10^4 for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

MODE Control Word Counter n	
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

		A1	A0
No. 1	MODE Control Word Counter 0	1	1
No. 2	MODE Control Word Counter 1	1	1
No. 3	MODE Control Word Counter 2	1	1
No. 4	LSB Count Register Byte Counter 1	0	1
No. 5	MSB Count Register Byte Counter 1	0	1
No. 6	LSB Count Register Byte Counter 2	1	0
No. 7	MSB Count Register Byte Counter 2	1	0
No. 8	LSB Count Register Byte Counter 0	0	0
No. 9	MSB Count Register Byte Counter 0	0	0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 7. Alternate Programming Formats

Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB).

second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes must be read before any loading WR command can be sent to the same counter.

Read Operation Chart

A1	A0	RD	
0	0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
1	0	0	Read Counter No. 2
1	1	0	Illegal

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11


D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	0	X	X	X	X

SC1, SC0 — specify counter to be latched.

D5, D4 — 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.



*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.

Figure 8. MCS-85™ Clock Interface*

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0° C to 70° C
Storage Temperature	-65° C to +150° C
Voltage On Any Pin	
With Respect to Ground	-0.5 V to +7 V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 5\%$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.2	$V_{CC} + 5\text{V}$	V	
V_{OL}	Output Low Voltage		0.45	V	Note 1
V_{OH}	Output High Voltage	2.4		V	Note 2
I_{IL}	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OFL}	Output Float Leakage		± 10	μA	$V_{OUT} = V_{CC}$ to 0V
I_{CC}	V_{CC} Supply Current		140	mA	

Note 1: 8253, $I_{OL} = 1.6\text{ mA}$; 8253-5, $I_{OL} = 2.2\text{ mA}$.

Note 2: 8253, $I_{OH} = -150\ \mu\text{A}$; 8253-5, $I_{OH} = -400\ \mu\text{A}$.

CAPACITANCE ($T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{ MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS}

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = 5.0\text{V} \pm 5\%; \text{GND} = 0\text{V}$

Bus Parameters (Note 1)

Read Cycle:


SYMBOL	PARAMETER	8253		8253-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{AR}	Address Stable Before $\overline{\text{READ}}$	50		30		ns
t_{RA}	Address Hold Time for $\overline{\text{READ}}$	5		5		ns
t_{RR}	$\overline{\text{READ}}$ Pulse Width	400		300		ns
t_{RD}	Data Delay From $\overline{\text{READ}}^{[2]}$		300		200	ns
t_{DF}	$\overline{\text{READ}}$ to Data Floating	25	125	25	100	ns
t_{RV}	Recovery Time Between READ and Any Other Control Signal	1		1		μs

Write Cycle:


SYMBOL	PARAMETER	8253		8253-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{AW}	Address Stable Before $\overline{\text{WRITE}}$	50		30		ns
t_{WA}	Address Hold Time for $\overline{\text{WRITE}}$	30		30		ns
t_{WW}	$\overline{\text{WRITE}}$ Pulse Width	400		300		ns
t_{DW}	Data Set Up Time for $\overline{\text{WRITE}}$	300		250		ns
t_{WD}	Data Hold Time for $\overline{\text{WRITE}}$	40		30		ns
t_{RV}	Recovery Time Between $\overline{\text{WRITE}}$ and Any Other Control Signal	1		1		μs

- Notes: 1. AC timings measured at $V_{OH} = 2.2, V_{OL} = 0.8$
 2. Test Conditions: 8253, $C_L = 100\text{pF}$; 8253-5: $C_L = 150\text{pF}$.

Write Timing:




Read Timing:



MPU PERIPHERALS

Input Waveforms for A.C. Tests:



8255A FUNCTIONAL DESCRIPTION

General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.

(RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

(A₀ and A₁)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus (A₀ and A₁).

8255A BASIC OPERATION

A ₁	A ₀	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORT A ⇒ DATA BUS
0	1	0	1	0	PORT B ⇒ DATA BUS
1	0	0	1	0	PORT C ⇒ DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS ⇒ PORT A
0	1	1	0	0	DATA BUS ⇒ PORT B
1	0	1	0	0	DATA BUS ⇒ PORT C
1	1	1	0	0	DATA BUS ⇒ CONTROL
					DISABLE FUNCTION
X	X	X	X	1	DATA BUS ⇒ 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
X	X	1	1	0	DATA BUS ⇒ 3-STATE




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

(RESET)

Reset. A "high on this input clears the control register and all ports (A, C, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4)

Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can **Only** be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.





Figure 2. 8255A Block Diagram Showing Group A and Group B Control Functions

PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
V _{cc}	+5 VOLTS
GND	0 VOLTS

MPU PERIPHERALS

8255A OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 – Basic Input/Output
- Mode 1 – Strobed Input/Output
- Mode 2 – Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 0 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 3. Basic Mode Definitions and Bus Interface




Figure 4. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTPUT instruction. This feature reduces software requirements in Control-based applications.




Figure 5. Bit Set/Reset Format

Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.


INTE flip-flop definition:

- (BIT-SET) – INTE is SET – Interrupt enable
- (BIT-RESET) – INTE is RESET – Interrupt disable


Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.



MODE 0 (Basic Input)



MODE 0 (Basic Output)



MPU PERIPHERALS

MODE 0 Port Definition



A		B		GROUP A			GROUP B		
D ₄	D ₃	D ₁	D ₀	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)	
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT	
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT	
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT	
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT	
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT	
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT	
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT	
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT	
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT	
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT	
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT	
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT	
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT	
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT	
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT	
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT	

MODE 0 Configurations



CONTROL WORD #0





CONTROL WORD #2



CONTROL WORD #1




CONTROL WORD #3



MPU PERIPHERALS


CONTROL WORD #4

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	0	0




CONTROL WORD #8

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	0	0




CONTROL WORD #5

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	0	1




CONTROL WORD #9

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	0	1




CONTROL WORD #6

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	1	0




CONTROL WORD #10

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	1	0




CONTROL WORD #7

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	1	0	1	1



CONTROL WORD #11


D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	0	0	1	1



MPU
PERIPHERALS


CONTROL WORD #12

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	0	0




CONTROL WORD #14

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	1	0




CONTROL WORD #13

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	0	1



CONTROL WORD #15

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	1	0	1	1



Operating Modes

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A

Controlled by bit set/reset of PC₄.

INTE B

Controlled by bit set/reset of PC₂.




Figure 6. MODE 1 Input




Figure 7. MODE 1 (Strobed Input)

MPU PERIPHERALS

Output Control Signal Definition

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

INTE A

Controlled by bit set/reset of PC₆.

INTE B

Controlled by bit set/reset of PC₂.




Figure 8. MODE 1 Output




Figure 9. Mode 1 (Strobed Output)

MPU PERIPHERALS

Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.




Figure 10. Combinations of MODE 1

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Full). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC₆.

Input Operations

STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC₄.




Figure 11. MODE Control Word




Figure 12. MODE 2





Figure 13. MODE 2 (Bidirectional)


NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.
 (INTR = IBF · MASK · \overline{STB} · \overline{RD} + OBF · MASK · \overline{ACK} · \overline{WR})

MPU PERIPHERALS


MODE 2 AND MODE 0 (INPUT)




MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)



MODE 2 AND MODE 1 (INPUT)



MPU PERIPHERALS

Figure 14. MODE 2 Combinations

Mode Definition Summary

	MODE 0		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA ₀	IN	OUT	IN	OUT	↔	
PA ₁	IN	OUT	IN	OUT	↔	
PA ₂	IN	OUT	IN	OUT	↔	
PA ₃	IN	OUT	IN	OUT	↔	
PA ₄	IN	OUT	IN	OUT	↔	
PA ₅	IN	OUT	IN	OUT	↔	
PA ₆	IN	OUT	IN	OUT	↔	
PA ₇	IN	OUT	IN	OUT	↔	
PB ₀	IN	OUT	IN	OUT	—	
PB ₁	IN	OUT	IN	OUT	—	
PB ₂	IN	OUT	IN	OUT	—	
PB ₃	IN	OUT	IN	OUT	—	
PB ₄	IN	OUT	IN	OUT	—	
PB ₅	IN	OUT	IN	OUT	—	
PB ₆	IN	OUT	IN	OUT	—	
PB ₇	IN	OUT	IN	OUT	—	
PC ₀	IN	OUT	INTR _B	INTR _B	I/O	
PC ₁	IN	OUT	IBF _B	OBFB	I/O	
PC ₂	IN	OUT	STB _B	ACK _B	I/O	
PC ₃	IN	OUT	INTR _A	INTR _A	INTR _A	
PC ₄	IN	OUT	STB _A	I/O	STB _A	
PC ₅	IN	OUT	IBFA	I/O	IBFA	
PC ₆	IN	OUT	I/O	ACK _A	ACK _A	
PC ₇	IN	OUT	I/O	OBFA	OBFA	

MODE 0
OR MODE 1
ONLY

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs –

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs –

Bits in C upper (PC₇-PC₄) must be individually accessed using the bit set/reset function.

Bits in C lower (PC₃-PC₀) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C

Any set of **eight** output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Figure 15. MODE 1 Status Word Format




Figure 16. MODE 2 Status Word Format

MPU PERIPHERALS

APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 17 through 23 present a few examples of typical applications of the 8255A.




Figure 17. Printer Interface




Figure 18. Keyboard and Display Interface




Figure 19. Keyboard and Terminal Address Interface

MPU PERIPHERALS




Figure 20. Digital to Analog, Analog to Digital




Figure 22. Basic Floppy Disc Interface




Figure 21. Basic CRT Controller Interface




Figure 23. Machine Tool Controller Interface

MFU PERIPHERALS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	V_{CC}	V	
V_{OL} (DB)	Output Low Voltage (Data Bus)		0.45	V	$I_{OL} = 2.5\text{mA}$
V_{OL} (PER)	Output Low Voltage (Peripheral Port)		0.45	V	$I_{OL} = 1.7\text{mA}$
V_{OH} (DB)	Output High Voltage (Data Bus)	2.4		V	$I_{OH} = -400\mu\text{A}$
V_{OH} (PER)	Output High Voltage (Peripheral Port)	2.4		V	$I_{OH} = -200\mu\text{A}$
$I_{DAR}^{(1)}$	Darlington Drive Current	-1.0	-4.0	mA	$R_{EXT} = 750\Omega$; $V_{EXT} = 1.5\text{V}$
I_{CC}	Power Supply Current		120	mA	
I_{IL}	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OFL}	Output Float Leakage		± 10	μA	$V_{OUT} = V_{CC}$ to 0V

Note 1: Available on any 8 pins from Port B and C.

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND



* V_{EXT} is set at various voltages during testing to guarantee the specification.

Figure 24. Test Load Circuit (for dB)

A.C. CHARACTERISTICS

 $T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = +5V \pm 5\%; GND = 0V$

Bus Parameters

Read:

NOTE:
The 8255A-5 specifications are not final. Some parametric limits are subject to change.

SYMBOL	PARAMETER	8255A		8255A-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{AR}	Address Stable Before READ	0		0		ns
t_{RA}	Address Stable After READ	0		0		ns
t_{RR}	READ Pulse Width	300		300		ns
t_{RD}	Data Valid From READ ^[1]		250		200	ns
t_{DF}	Data Float After READ	10	150	10	100	ns
t_{RV}	Time Between READs and/or WRITEs	850		850		ns

Write:

SYMBOL	PARAMETER	8255A		8255A-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{AW}	Address Stable Before WRITE	0		0		ns
t_{WA}	Address Stable After WRITE	20		20		ns
t_{WW}	WRITE Pulse Width	400		300		ns
t_{DW}	Data Valid to WRITE (T.E.)	100		100		ns
t_{WD}	Data Valid After WRITE	30		30		ns

Other Timings:

SYMBOL	PARAMETER	8255A		8255A-5		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{WB}	WR = 1 to Output ^[1]		350		350	ns
t_{JR}	Peripheral Data Before RD	0		0		ns
t_{HR}	Peripheral Data After RD	0		0		ns
t_{AK}	ACK Pulse Width	300		300		ns
t_{ST}	STB Pulse Width	500		500		ns
t_{PS}	Per. Data Before T.E. of STB	0		0		ns
t_{PH}	Per. Data After T.E. of STB	180		180		ns
t_{AD}	ACK = 0 to Output ^[1]		300		300	ns
t_{KD}	ACK = 1 to Output Float	20	250	20	250	ns
t_{WOB}	WR = 1 to OBF = 0 ^[1]		650		650	ns
t_{AOB}	ACK = 0 to OBF = 1 ^[1]		350		350	ns
t_{SIB}	STB = 0 to IBF = 1 ^[1]		300		300	ns
t_{RIB}	RD = 1 to IBF = 0 ^[1]		300		300	ns
t_{RIT}	RD = 0 to INTR = 0 ^[1]		400		400	ns
t_{SIT}	STB = 1 to INTR = 1 ^[1]		300		300	ns
t_{AIT}	ACK = 1 to INTR = 1 ^[1]		350		350	ns
t_{WIT}	WR = 0 to INTR = 0 ^[1]		850		850	ns

Notes: 1. Test Conditions: 8255A: $C_L = 100\text{pF}$; 8255A-5: $C_L = 150\text{pF}$.

2. Period of Reset pulse must be at least 50 μs during or after power on. Subsequent Reset pulse can be 500 ns min.




Figure 25. Input Waveforms for A.C. Tests




Figure 26. MODE 0 (Basic Input)




Figure 27. MODE 0 (Basic Output)

MPU
PERIPHERALS




Figure 28. MODE 1 (Strobed Inut)




Figure 29. MODE 1 (Strobed Output)




Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.
 (INTR = IBF · MASK · \overline{STB} · \overline{RD} + OBF · MASK · \overline{ACK} · \overline{WR})






PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

8271 PROGRAMMABLE FLOPPY DISK CONTROLLER

- IBM 3740 Soft Sector Format Compatible
- Programmable Record Lengths
- Multi-Sector Capability
- Maintain Dual Drives with Minimum Software Overhead Expandable to 4 Drives
- Automatic Read/Write Head Positioning and Verification
- Internal CRC Generation and Checking
- Programmable Step Rate, Settle-Time, Head Load Time, Head Unload Index Count
- Fully MCS-80 and MCS-85 Compatible
- Single +5V Supply
- 40-Pin Package

The Intel® 8271 Programmable Floppy Disk Controller (FDC) is an LSI component designed to interface one to 4 floppy disk drives to an 8-bit microcomputer system. Its powerful control functions minimize both hardware and software overhead normally associated with floppy disk controllers.


PIN CONFIGURATION



PIN NAMES

DB ₇ -DB ₀	DATA BUS (BI-DIRECTIONAL)	PLO/SS	PLO/SINGLE SHOT
CLK	CLOCK INPUT (TTL)	DATA WINDOW	DATA WINDOW
SELECT 1, 0	SELECT 1, 0	UNSEP. DATA	UNSEPARATED DATA
FAULT RESET/OPO	FAULT RESET/OPTIONAL OUTPUT	FAULT	FAULT
RESET	CHIP RESET	WR DATA	WRITE DATA
READY 1, 0	READY 1, 0	COUNT/OPI	COUNT/OPTIONAL INPUT
DACK	DMA ACKNOWLEDGE	TRK 0	TRACK 0
DRQ	DMA REQUEST	WR PROTECT	WRITE PROTECT
RD	CPU READ INPUT	INDEX	INDEX
WR	CPU WRITE INPUT	WR ENABLE	WRITE ENABLE
INT	INTERRUPT	SEEK/STEP	SEEK/STEP
A _{1, 0}	REGISTER SELECT	DIRECTION	DIRECTION
INSYNC	READ DATA INSYNC	LOAD HEAD	LOAD HEAD
CE	CHIP SELECT	LOW CURRENT	LOW CURRENT

BLOCK DIAGRAM



MPU PERIPHERALS

8271 BASIC FUNCTIONAL DESCRIPTION

General

The 8271 Floppy Disk Controller (FDC) interfaces either two single or one dual floppy drive to an eight bit microprocessor and is fully compatible with Intel's new high performance MCS-85 microcomputer system. With minimum external circuitry, this innovative controller supports most standard, commonly-available flexible disk drives including the mini-floppy.

The 8271 FDC supports a comprehensive soft sectored format which is IBM 3740 compatible and includes provision for the designating and handling of bad tracks. It is a high level controller that relieves the CPU (and user) of many of the control tasks associated with implementing a floppy disk interface. The FDC supports a variety of high level instructions which allow the user to store and retrieve data on a floppy disk without dealing with the low level details of disk operation.

In addition to the standard read/write commands, a scan command is supported. The scan command allows the user program to specify a data pattern and instructs the FDC to search for that pattern on a track. Any application that is required to search the disk for information (such as point of sale price lookup, disk directory search, etc.), may use the scan command to reduce the CPU overhead. Once the scan operation is initiated, no CPU intervention is required.

Hardware Description

The 8271 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name	Pin No.	I/O	Description
V _{CC}	(40)		+5V supply
GND	(20)		Ground
Clock	(3)	I	A square wave clock
Reset	(4)	I	A high signal on the reset input forces the 8271 to an idle state. The 8271 remains idle until a command is issued by the CPU. The output signals of the drive interface are forced inactive (LOW). Reset must be active for 10 or more clock cycles.
\overline{CS}	(24)	I	The I/O Read and I/O Write inputs are enabled by the chip select signal.
DB ₇ -DB ₀	(19-12)	I/O	The Data Bus lines are bidirectional, three-state lines (8080 data bus compatible).
\overline{WR}	(10)	I	The Write signal is used to signal the control logic that a transfer of data from the data bus to the 8271 is required.
\overline{RD}	(9)	I	The Read signal is used to signal the control logic that a transfer of data from the 8271 to the data bus is required.
INT	(11)	O	The interrupt signal indicates that the 8271 requires service.

Pin Name	Pin No.	I/O	Description
A ₁ -A ₀	(22-21)	I	These two lines are CPU Interface Register select lines.
DRQ	(8)	O	The DMA request signal is used to request a transfer of data between the 8271 and memory.
\overline{DACK}	(7)	I	The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted. For non-DMA transfers, this signal should be driven in the manner of a "Chip Select".
Select 1-	(6)	O	These lines are used to specify the selected drive. These lines are set by the command byte.
Select 0	(2)	O	
Fault Reset/ OPO	(1)	O	The optional fault reset output line is used to reset an error condition which is latched by the drive. If this line is not used for a fault reset it can be used as an optional output line. This line is set with the write special register command.
Write Enable	(35)	O	This signal enables the drive write logic.
Seek/Step	(36)	O	This multi-function line is used during drive seeks.
Direction	(37)	O	The direction line specifies the seek direction. A high level on this pin steps the R/W head toward the spindle (step-in), a low level steps the head away from the spindle (step-out).
Load Head	(38)	O	The load head line causes the drive to load the Read/Write head against the diskette.
Low Current	(39)	O	This line notifies the drive that track 43 or greater is selected.
$\overline{Ready 1}$, $\overline{Ready 0}$	(5) (32)	I	These two lines indicate that the specified drive is ready.
\overline{Fault}	(28)	I	This line is used by the drive to specify a file unsafe condition.
$\overline{Count/OPI}$	(30)	I	If the optional seek/direction/count seek mode is selected, the count pin receives pulses to step the R/W head to the desired track. Otherwise, this line can be used as an optional input.
$\overline{Write Protect}$	(33)	I	This signal specifies that the diskette inserted is write protected.
$\overline{TRK0}$	(31)	I	This signal indicates when the R/W head is positioned over track zero.
\overline{Index}	(34)	I	The index signal gives an indication of the relative position of the diskette.
PLO/SS	(25)	I	This pin is used to specify the type of data separator used. Phase-Locked Oscillator/Single Shot.
Write Data	(29)	O	Composite write data.

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY

Notice: This is a preliminary specification. Some parameters are subject to change.

Pin Name	Pin No.	I/O	Description
Unseparated Data	(27)	I	This input is the unseparated data and clocks.
Data Window	(26)	I	This is a data window established by a single-shot or phase-locked oscillator data separator.
INSYNC	(23)	O	This line is high when 8271 has attained input data synchronization, by detecting 2 bytes of zeros followed by an expected Address Mark. It will stay high until the end of the ID or data field.


CPU Interface Description

This interface minimizes CPU involvement by supporting a set of high level commands and both DMA and non-DMA type data transfers and by providing hierarchical status information regarding the result of command execution.

The CPU utilizes the control interface (see the Block diagram) to specify the FDC commands and to determine the result of an executed command. This interface is supported by five Registers which are addressed by the CPU via the A₁, A₀, RD and WR signals. If an 8080 based system is used, the RD and WR signals can be driven by the 8228's I/OR and I/OW signals. The registers are defined as follows:


Command Register

The CPU loads an appropriate command into the Command Register which has the following format:



Parameter Register

Accepts parameters of commands that require further description; up to five parameters may be required, example:



Result Register

The Result Register is used to supply the outcome of FDC command execution (such as a good/bad completion) to the CPU. The standard Result byte format is:






Figure 1. 8271 Block Diagram Showing CPU Interface Functions

Status Register

Reflects the state of the FDC.



Reset Register

Allows the 8271 to be reset by the program. Reset must be active for 11 or more chip clocks.

INT (Interrupt Line)

Another element of the control interface is the Interrupt line (INT). This line is used to signal the CPU that an FDC operation has been completed. It remains active until the result register is read.

MPU PERIPHERALS

DMA Operation

The 8271 can transfer data in either DMA or non DMA mode. The data transfer rate of a floppy disk drive is high enough (one byte every 32 μ sec) to justify DMA transfer. In DMA mode the elements of the DMA interface are:

DRQ: DMA Request:

The DMA request signal is used to request a transfer of data between the 8271 and memory.

DACK: DMA Acknowledge:

The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted.

RD, WR: Read, Write

The read and write signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel[®]8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer at a starting address determined by the CPU. Counting of data block lengths is performed by the FDC.

To request a DMA transfer, the FDC raises DRQ. DACK and RD enable DMA data onto the bus (independently of CHIP SELECT). DACK and WR transfer DMA data to the FDC. If a data transfer request (read or write) is not serviced within 31 μ sec, the command is cancelled, a late DMA status is set, and an interrupt is generated. In DMA mode, an interrupt is generated at the completion of the data block transfer.

When configured to transfer data in non-DMA mode, the CPU must pass data to the FDC in response to the non-DMA data requests indicated by the status word. The data is passed to and from the chip by asserting the DACK and the RD or WR signals. Chip select should be inactive (HIGH).




Figure 2. 8271 Block Diagram Showing Disk Interface Functions

Disk Drive Interface

The 8271 disk drive interface supports the high level command structure described in the Command Description section. The 8271 maintains the location of bad tracks and the current track location for two drives. However, with minor software support, this interface can support four drives by expanding the two drive select lines (select 0, select 1) with the addition of minimal support hardware.

The FDC Disk Drive Interface has the following major functions.

READ FUNCTIONS

Utilize the user supplied data window to obtain the clock and data patterns from the unseparated read data.

Establish byte synchronization.

Compute and verify the ID and data field CRCs.


WRITE FUNCTIONS

Encode composite write data.

Compute the ID and data field CRCs and append them to their respective fields.

CONTROL FUNCTIONS

Generate the programmed step rate, head load time, head settling time, head unload delay, and monitor drive functions.



NOTE: INPUTS TO CHIP MAY REQUIRE RECEIVERS (AT LEAST PULL UP/DOWN PAIRS).

Figure 3. 8271 Disk Drive Interface

Data Separation

The 8271 needs only a data window to separate the data from the composite read data as well as to detect missing clocks in the Address Marks.

The window generation logic may be implemented using either a single-shot separator or a phase-locked oscillator.

Single-Shot Separator

The single-shot separator approach is the lowest cost solution.

The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the delay from the previous pulse was a half or full bit-cell (high input = full bit-cell, low input = half bit-cell).

PLO/SS should be tied to Ground.

Insync Pin

This pin gives an indication of whether the 8271 is synchronized with the serial data stream during read operations. This pin can be used with a phase-locked oscillator for soft and hard locking.

PRELIMINARY
 Notice: This is a preliminary document. Some parameters are subject to change.





Figure 4. Insync Waveform



* FOR MINI-FLOPPY DATA WINDOW = 5.7μsec

Figure 5. Single-Shot Data Separator Block Diagram




Figure 6. Single-Shot Data Window Timing

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.

Phase-Locked Oscillator Separator

The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the pulse represents a Clock or Data Pulse.

Insync may be used to provide soft and hard locking control for the phase-locked oscillator.

PLO/SS should be tied to V_{CC} (+5V).




Figure 7. PLO Data Separator Block Diagram




Figure 8. PLO Data Window Timing

Disk Drive Control Interface

The disk drive control interface performs the high level and programmable flexible disk drive operations. It custom tailors many varied drive performance parameters such as the step rate, settling time, head load time, and head unload index count. The following is the description of the control interface.

Write Enable

The Write Enable controls the read and write functions of a flexible disk drive. When Write Enable is a logical one, it enables the drive write electronics to pass current through the Read/Write head. When Write Enable is a logical zero, the drive Write circuitry is disabled and the Read/Write head detects the magnetic flux transitions recorded on a diskette. The write current turn-on is as follows.




Figure 9. Write Enable Timing

MPU PERIPHERALS

PRELIMINARY

Notice: This document is preliminary. Specifications are subject to change.

Seek Control

Seek Control is accomplished by Seek/Step, Direction, and Count pins and can be implemented two ways to provide maximum flexibility in the subsystem design. One instance is when the programmed step rate is not equal to zero. In this case, the 8271 uses the Seek/Step and Direction pins (the Seek/Step pin becomes a Step pin). Programmable Step timing parameters are shown.

Another instance is when the programmable step rate is equal to zero, in which case the 8271 holds the seek line high until the appropriate number of user-supplied step pulses have been counted on the count input pin.

The Direction pin is a control level indicating the direction in which the R/W head is stepped. A logic high level on this line moves the head toward the spindle (step-in). A logic low level moves the head away from the spindle (step-out).




Figure 10. Seek Timing




Figure 11. Seek/Step/Count Timing

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Head Seek Settling Time

The 8271 allows the head settling time to be programmed from 0 to 255ms, in increments of 1ms.

The head settling time is defined as the interval of time from completion of the last step to the time when reading or writing on the diskette is possible (R/W Enable). The R/W head is assumed loaded.




Figure 12. Head Load Settling Timing

Load Head

When active, load head output pin causes the drive's read/write head to be loaded on the diskette. When the head is initially loaded, there is a programmed delay (0 to 60ms in 4ms increments) prior to any read or write operation. Provision is also made to unload the head following an operation within a programmed number of diskette revolutions.




Figure 13. Head Load to Read/Write Timing

Index

The Index input is used to determine "Sector not found" status and to initiate format track/read ID commands and head unload Index and Count operations.




Figure 14. Index Timing

Track 0

This input pin indicates that the diskette is at track 0. During any seek operation, the stepping out of the actuator ceases when the track 0 pin becomes active.

Select 1, 0

Only one drive may be selected at a time. The Input/Output pins that must be externally qualified with Select 0 and Select 1 are:

- Unseparated Data
- Data Window
- Write Enable
- Seek/Step
- Count/Optional Input
- Load Head
- Track 0
- Low Current
- Write Protect
- Write Fault
- Fault Reset/Optional Output
- Index

When a new set of select bits is specified by a new command or the FDC finishes the index count before head unload, the following pins will be set to the 0 state:

- Write Enable (35)
- Seek/Step (36)
- Direction (37)
- Load Head (38)
- Low Head Current (39)

The select pins will be set to the state specified by the command or both are set to zero following the index count before head unload.

Low Current

This output pin is active whenever the physical track location of the selected drive is greater than 43. Generally

this signal is used to enable compensation for the lower velocities encountered while recording on the inner tracks.

Write Protect

The 8271 will not write to a disk when this input pin is active and will interrupt the CPU if a Write attempt is made. Operations which check Write Protect are aborted if the Write Protect line is active.

This signal normally originates from a sensor which detects the presence or absence of the Write Protect hole in the diskette jacket.

Write Fault and Write Fault Reset

The Write Fault input is normally latched by the drive and indicates any condition which could endanger data integrity. The 8271 interrupts the CPU anytime Write Fault is detected during an operation and immediately resets the Write Enable, Seek/Step, Direction, and Low Current signals. The write fault condition can be cleared by using the write fault reset pin. If the drive being used does not support write fault, then this pin should be connected to V_{CC} through a pull-up resistor.

Ready 1, 0

These two pins indicate the functional status of the disk drives. Whenever an operation is attempted on a drive which is not ready, an interrupt is generated. The interface continually monitors this input during an operation and if a Not Ready condition occurs, immediately terminates the operation. Note that the 8271 latches the Not Ready condition and it can only be reset by the execution of a Read Drive Status command. For drives that do not support a ready signal, either one can be derived with a one shot and the index pulse, or the ready inputs can be grounded and Ready determined through some software means.

PRINCIPLES OF OPERATION

As an 8080 peripheral device, the 8271 accepts commands from the CPU, executes them and provides a RESULT back to the 8080 CPU at the end of command execution. The communication with the CPU is established by the activation of \overline{CS} and \overline{RD} or \overline{WR} . The A_1 , A_0 inputs select the appropriate registers on the chip:

\overline{DACK}	\overline{CS}	A_1	A_0	\overline{RD}	\overline{WR}	Operation
1	0	0	0	0	1	Read Status
1	0	0	0	1	1	Write Command
1	0	0	1	0	1	Read Result
1	0	0	1	1	0	Write Parameter
1	0	1	0	1	0	Write Reset Reg.
0	1	X	X	1	0	Write Data
0	1	X	X	0	1	Read Data
0	0	X	X	X	X	Not Allowed

The FDC operation is composed of the following sequence of events.






Figure 15. Passing the Command and Parameters to the 8271

The Command Phase

The software writes a command to the command register. As a function of the command issued, from zero to five parameters are written to the parameter register. Refer to diagram showing a flow chart of the command phase. Note that the flow chart shows that a command may not be issued if the FDC status register indicates that the device is busy. Issuing a command while another command is in progress is illegal. The flow chart also shows a parameter buffer full check. The FDC status indicates the state of the parameter buffer. If a parameter is issued while the parameter buffer is full, the previous parameter is overwritten and lost.



NOTE:

STANDARD RESULT RETURNED CAN BE DETERMINED BY MASKING OUT THE DRIVE SELECT BITS OF THE COMMAND BYTE (BITS 7 AND 0) AND CHECKING FOR A VALUE OF LESS THAN 2C16 (IF LESS THAN 2C16, STANDARD RESULT IS RETURNED).

IMMEDIATE RESULT RETURNED CAN BE DETERMINED BY ADDITIONALLY MASKING OUT BITS 5 AND 4 OF THE COMMAND BYTE AND CHECKING FOR A VALUE OF C16 OR GREATER (IF C16 OR GREATER, IMMEDIATE RESULT RETURNED).

Figure 16. Checking for Result Type Following 8271 Command and Parameters

The Execution Phase

During the execution phase the operation specified during the command phase is performed. During this phase, there is no CPU involvement if the system utilizes DMA for the data transfers. The execution phase of each command is discussed within the detailed command descriptions. The following table summarizes many of the basic execution phase characteristics.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

EXECUTION PHASE BASIC CHARACTERISTICS

The following table summarizes the various commands with corresponding execution phase characteristics.

COMMANDS	1 Deleted Data	2 Head	3 Ready	4 Write/ Protect	5 Seek	6 Seek Check	7 Result	8 Completion Interrupt
SCAN DATA	SKIP	LOAD	✓	x	YES	YES	YES	YES
SCAN DATA AND DEL DATA	XFER	LOAD	✓	x	YES	YES	YES	YES
WRITE DATA	x	LOAD	✓	✓	YES	YES	YES	YES
WRITE DEL DATA	x	LOAD	✓	✓	YES	YES	YES	YES
READ DATA	SKIP	LOAD	✓	x	YES	YES	YES	YES
READ DATA AND DEL DATA	XFER	LOAD	✓	x	YES	YES	YES	YES
READ ID	x	LOAD	✓	x	YES	NO	YES	YES
VERIFY DATA AND DEL DATA	XFER	LOAD	✓	x	YES	YES	YES	YES
FORMAT TRACK	x	LOAD	✓	✓	YES	NO	YES	YES
SEEK	x	LOAD	y	x	YES	NO	YES	YES
READ DRIVE STATUS	x	-	x	x	NO	NO	NOTE 5	NO
SPECIFY	x	-	x	x	NO	NO	NO	NO
RESET	x	UNLOAD	x	x	NO	NO	NO	NO
R SP REGISTERS	x	-	x	x	NO	NO	NOTE 6	NO
W SP REGISTERS	x	-	x	x	NO	NO	NO	NO

Note: 1. "x" → DONT CARE 2. "✓" → check 3. "-" → No change 4. "y" → Check at end of operation 5. See "READ DRIVE STATUS" command.
 6. See "READ SPECIAL REGISTER" command.

Table 1. Execution Phase Basic Characteristics

Explanation of the execution phase characteristics table.

1. Deleted Data Processing

If deleted data is encountered during an operation that is marked skip in the table, the deleted data record is not transferred into memory, but the record is counted. For example, if the command and parameters specify a read of five records and one of the records was written with a deleted data mark, four records are transferred to memory. The deleted data flag is set in the result byte. However, if the operation is marked transfer, all data is transferred to memory regardless of the type of data mark.

2. Head

The Head column in the table specifies whether the Read/Write head will be loaded or not. If the table specifies load, the head is loaded after it is positioned over the track. The head loaded by a command remains loaded until the user specified number of index pulses have occurred.

3. Ready

The Ready column indicates if the ready line (Ready 1, Ready 0) associated with the selected drive is checked. A not ready state is latched by the 8271 until the user executes a read status command.

4. Write Protect

The operations that are marked check Write Protect are immediately aborted if Write Protect line is active at the beginning of an operation.

5. Seek

Many of the 8271 commands cause a seek to the desired track. A current track register is maintained for each drive or surface.

6. Seek Check

Operations that perform Seek Check verify that selected data in the ID field is correct before the 8271 accesses the data field.




Figure 17. Getting the Result

The Result Phase

During the Result Phase, the FDC notifies the CPU of the outcome of the command execution. This phase may be initiated by:


1. The successful completion of an operation.
2. An error detected during an operation.

PROGRAMMING

A ₁	A ₀	CS RD	CS WR
0	0	Status Reg	Command Reg
0	1	Result Reg	Parameter Reg
1	0	—	Reset Reg
1	1	—	—

STATUS REGISTER

FDC Status



Bit 7: Command Busy

The command busy bit is set on writing to the command register. Whenever the FDC is busy processing a command, the command busy bit is set to a one. This bit is set to zero after the command is completed.

Bit 6: Command Full

The command full bit is set on writing to the command buffer and cleared when the FDC begins processing the command.

Bit 5: Parameter Full

This bit indicates the state of the parameter buffer. This bit is set when a parameter is written to the FDC and reset after the FDC has accepted the parameter.

Bit 4: Result Full

This bit indicates the state of the result buffer. It is valid only after Command Busy bit is low. This bit is set when the FDC finishes a command and is reset after the result byte is read by the CPU. The data in the result buffer is valid only after the FDC has completed a command. Reading the result buffer while a command is in progress yields no useful information.

Bit 3: Interrupt Request

This bit reflects the state of the FDC INT pin. It is set when FDC requests attention as a result of the completion of an operation or failure to complete an intended operation. This bit is cleared by reading the result register.

Bit 2: Non-DMA Data Request

When the FDC is utilized without a DMA controller, this bit is used to indicate FDC data requests. Note that in the non-DMA mode, an interrupt is generated (interrupt request bit is set) with each data byte written to or read from the diskette.


Bits 1 and 0:

Not used (zero returned).

After reading the Status Register, the CPU then reads the Result Register for more information.

THE RESULT REGISTER

This byte format facilitates the use of an address table to look up error routines and messages. The standard result byte format is:



Bits 7 and 6:

Not used (zero returned).

Bit 5:

Deleted Data Found: This bit is set when deleted data is encountered during a transaction.

Bits 4 and 3: Completion Type

The completion type field provides general information regarding the outcome of an operation.

The completion type field provides general information regarding the outcome of an operation.

Completion Type	Event
00	Good Completion — No Error
01	System Error — recoverable errors; operator intervention probably required for recovery.
10	Command/Drive Error — either a program error or drive hardware failure.
11	

MPU PERIPHERALS

Bits 2 and 1: Completion Code

The completion code field provides more detailed information about the completion type (See Table).

Completion Type	Completion Code	Event
00	00	Good Completion/ Scan Not Met
00	01	Scan Met Equal
00	10	Scan Met Not Equal
00	11	---
01	00	Clock Error
01	01	Late DMA
01	10	ID CRC Error
01	11	Data CRC Error
10	00	Drive Not Ready
10	01	Write Protect
10	10	Track 0 Not Found
10	11	Write Fault
11	00	Sector Not Found
11	01	---
11	10	---
11	11	---

It is important to note the hierarchical structure of the result byte. In very simple systems where only a GO-NO GO result is required, the user may simply branch on a zero result (a zero result is a good completion). The next level of complexity is at the completion type interface. The completion type supplies enough information so that the software may distinguish between fatal and non-fatal errors. If a completion type 01 occurs, ten retries should be performed before the error is considered unrecoverable.

The Completion Type/Completion Code interface supplies the greatest detail about each type of completion. This interface is used when detailed information about the transaction completion is required.

Bit 0:

Not used (zero returned).

Definition	Interpretation
Successful Completion/ Scan Not Met	The diskette operation specified was completed without error. If scan operation was specified, the pattern scanned was not found on the track addressed.
Scan Met Equal	The data pattern specified with the scan command was found on the track addressed with the specified comparison, and the equality was met.
Scan Met Not Equal	The data pattern specified with the scan command was found with the specified comparison on the track addressed, but the equality was not met.
Clock Error	During a diskette read operation, a clock bit was missing (dropped). Note that this function is disabled when reading any of the ID address marks (which contain missing clock pulses). If this error occurs, the operation is terminated immediately and an interrupt is generated.
Late DMA	During either a diskette read or write operation, the data channel did not respond within the allotted time interval to prevent data from being overwritten or lost. This error immediately terminates the operation and generates an interrupt.
ID Field CRC Error	The CRC word (two bytes) derived from the data read in an ID field did not match the CRC word written in the ID field when the track was formatted. If this error occurs, the associated diskette operation is prevented and no data is transferred.
Data Field CRC Error	During a diskette read operation, the CRC word derived from the data field read did not match the data field CRC word previously written. If this error occurs, the data read from the sector should be considered invalid.
Drive Not Ready	The drive addressed was not ready. This indication is caused by any of the following conditions: 1. Drive not powered up 2. Diskette not loaded 3. Non-existent drive addressed 4. Drive went not ready during an operation Note that this completion code is cleared only through an FDC read drive status command.
Write Protect	A diskette write operation was specified on a write protected diskette. The intended write operation is prevented and no data is written on the diskette.
Track 00 Not Found	During a seek to track 00 operation, the drive failed to provide a track 00 indication after being stepped 255 times.
Write Fault	This error is dependent on the drive supported and indicates that the fault input to the FDC has been activated by the drive.
Sector Not Found	Either the sector addressed could not be found within one complete revolution of the diskette (two index marks encountered) or the track address specified did not match the track address contained in the ID field. Note that when the track address specified and the track address read do not match, the FDC automatically increments its track address register (stepping the drive to the next track) and again compares the track addresses. If the track addresses still do not match, the track address register is incremented a second time and another comparison is made before the sector not found completion code is set.

Table 2. Completion Code Interpretation

PRELIMINARY

Notice: This is not a final document. Some parametric test data may differ slightly from the final document.

INITIALIZATION

Reset Command

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
PAR:	1	0	0	0	0	0	0	0	0	1
PAR:	1	0	0	0	0	0	0	0	0	0

Function: The Reset command emulates the action of the reset pin. It is issued by outputting a one followed by a zero to the Reset register.

1. The drive control signals are forced low.
2. An in-progress command is aborted.
3. The FDC status register flags are cleared.
4. The FDC enters an idle state until the next command is issued.

Reset must be active for 10 or more clock cycles.

SPECIFY COMMAND

Many of the interface characteristics of the FDC are specified by the systems software. Prior to initiating any drive operation command, the software must execute the three specify commands. There are two types of specify commands selectable by the first parameter issued.

First Parameter Specify Type

0DH	Initialization
10H	Load bad Tracks Surface '0'
18H	Load bad Tracks Surface '1'

The Specify command is used prior to performing any diskette operation (including formatting of a diskette) to define the drive's inherent operating characteristics and also is used following a formatting operation or installation of another diskette to define the locations of bad tracks. Since the Specify command only loads internal registers within the 8271 and does not involve an actual diskette operation, command processing is limited to only Command Phase. Note that once the operating characteristics and bad tracks have been specified for a given drive and diskette, redefining these values need only be done if a diskette with unique bad tracks is to be used or if the system is powered down.

Initialization:

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	1	0	1	0	1
PAR:	0	1	0	0	0	0	1	1	0	1
PAR:	0	1	STEP RATE*							
PAR:	0	1	HEAD SETTLING TIME*							
PAR:	0	1	INDEX CNT BEFORE HEAD UNLOAD*				HEAD LOAD TIME*			

*Note: Mini-floppy parameters are doubled.

- Parameter 0 — 0DH = Select Specify Initialization.
 Parameter 1 — D₇-D₀ = Step Rate (0-255ms in 1ms steps).
 Parameter 2 — D₇-D₀ = Head Settling Time (0-255ms in 1ms steps). {0-510ms in 2ms steps} () = standard, {} = mini
 Parameter 3 — D₇-D₄ = Index Count — Specifies the number of Revolutions (0-14) which are to occur before the FDC automatically unloads the R/W head. If 15 is specified, the head remains loaded.

D₃-D₀ = Head Load Time (0-60ms in steps of 4ms).
 {0-120ms in 8ms steps} () = standard, {} = mini

Load Bad Tracks

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	1	0	1	0	0
PAR:	0	1	0	0	0	1	1/0	0	0	0
PAR:	0	1	BAD TRACK NO. 1							
PAR:	0	1	BAD TRACK NO. 2							
PAR:	0	1	CURRENT TRACK							

Parameter 0: 10H = Load Surface zero bad tracks
 18H = Load Surface one bad track

Parameter 1:
 Bad track address number 1 (Physical Address).

It is recommended to program both bad tracks and current track to FF_H during initialization.

SEEK COMMAND

The seek command moves the head to the specified track without loading the head or verifying the track.

The seek operation uses the specified bad tracks to compute the physical track address. This feature insures that the seek operation positions the head over the correct track.

When a seek to track zero is specified, the FDC steps the head until the track 00 signal is detected.

If the track 00 signal is not detected within (FF)_H steps, a track 0 not found error status is returned.

A seek to track zero is used to position the read/write head when the current head position is unknown (such as after a power up).

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	1	0	1	0	0	1
PAR:	0	1	TRACK ADDRESS 0-255							

Seek operations are not verified. A subsequent read or write operation must be performed to determine if the correct track is located.

READ DRIVE STATUS COMMAND

This command is used to interrogate the drive status. Upon completion the result register will hold the final drive status.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	1	0	1	1	0	0
RESULT:	EACH BIT INDICATES CURRENT STATE OF INPUT PINS.									
	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
	0	1	RDY 1*	WR FAULT	INDEX	WR PROT	RDY 0*	TRACK CNT	0	OPI

IF A DRIVE NOT READY RESULT IS RETURNED, THE READ STATUS MUST BE ISSUED TO CLEAR THE CONDITION.

*Note the two ready bits are zero latching. Therefore, to clear the drive not ready condition, assuming the drive is ready, and to detect it via software, one must issue this command twice.

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




Figure 18. Initialization of the 8271 by the User

Read/Write Special Registers

This command is used to access special registers within the 8271.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COMMAND OPCODE					
PAR:	0	1	REGISTER ADDRESS							

Command code:


- 3DH Read Special Register
- 3AH Write Special Register

For both commands, the first parameter is the register address; for Write commands a second parameter specifies data to be written. Only the Read Special Register command supplies a result.

Description	Register Address in Hex	Comment
Scan Sector Number	06	See Scan Description
Scan MSB of Count	14	See Scan Description
Scan LSB of Count	13	See Scan Description
Surface 0 Current Track	12	
Surface 1 Current Track	1A	
Mode Register	17	See Mode Register Description
Drive Control Output Port	23	See Drive Output Port Description
Drive Control Input Port	22	See Drive Input Port Description
Surface 0 Bad Track 1	10	
Surface 0 Bad Track 2	11	
Surface 1 Bad Track 1	18	
Surface 1 Bad Track 2	19	

Table 3. Special Registers

Mode Register Write Parameter Format



Bits 6 & 7

Must be one.

Bits 5-2

(Not used). Must be set to zero.

***Bit 1**

Double/Single Actuator: Selects single or double actuator mode. If the single actuator mode is selected, the FDC assumes that the physical track location of both disks is always the same. This mode facilitates control of a drive which has a single actuator mechanism to move two heads.

***Bit 0**

Data Transfer Mode: This bit selects the data transfer mode. If this bit is a zero, the FDC operates in the DMA mode (DMA Request/ACK). If this bit is a one, the FDC operates in non-DMA mode. When the FDC is operating in DMA mode, interrupts are generated at the completion of commands. If the non-DMA mode is selected, the FDC generates an interrupt for every data byte transferred.

*Bits 0 and 1 are initialized to zero.


Non-DMA Transfers in DMA Mode

If the user desires, he may retain the use of interrupts generated upon command completions. This mode is accomplished by selecting the DMA capability, but using the DMA REQ/ACK pins as effective INT and CS signals, respectively.

Drive Control Input Port

Reading this port will give the CPU exactly the data that the FDC sees at the corresponding pins. Reading this port will update the drive not ready status, but will not clear the status. (See Read Drive Status Command for Bit locations.)

Drive Control Output Port Format



Each of these signals correspond to the chip pin of the same name. On standard-sized drives with write fault detection logic, bit 5 is set to generate the write fault reset signal. This signal is used to clear a write fault indication within the drive. On mini-sized drives, this bit can be used to turn on or off the drive motor prior to initiating a drive operation. A time delay after turn on may be necessary for the drive to come up to speed. The register must be read prior to writing the register in order to save the states of the remaining bits. When the register is subsequently written to modify bit 5, the remaining bits must be restored to their previous states.

IBM DISKETTE GENERAL FORMAT INFORMATION

The IBM Flexible Diskette used for data storage and retrieval is organized into concentric circular paths or TRACKS. There are 77 tracks on either one or both sides (surfaces) of the diskette. On double-sided diskettes, the corresponding top and bottom tracks are referred to as a CYLINDER. Each track is further divided into fixed length sections or SECTORS. The number of sectors per track — 26, 15 or 8 — is determined when a track is formatted and is dependent on the sector length — 128, 256 or 512 bytes respectively — specified.

All tracks on the diskette are referenced to a physical index mark (a small hole in the diskette). Each time the hole passes a photodetector cell (one revolution of the diskette), an index pulse is generated to indicate the logical beginning of a track. This index pulse is used to initiate a track formatting operation.

Track Format

Each Diskette Surface is divided into 77 tracks with each track divided into fixed length sectors. A sector can hold a whole record or a part of a record. If the record is shorter than the sector length, the unused bytes are filled with binary zeros. If a record is longer than the sector length, the record is written over as many sectors as its length requires. The sector size that provides the most efficient use of diskette space can be chosen depending upon the record length required.

Tracks are numbered from 00 (outer-most) to 76 (inner-most) and are used as follows:

- TRACK 00 reserved as System Label Track
- TRACKS 01 through 74 used for data
- TRACKS 75 and 76 used as alternates.

Each sector consists of an ID field (which holds a unique address for the sector) and a data field.

The ID field is seven bytes long and is written for each sector when the track is formatted. Each ID field consists of an ID field Address Mark, a Cylinder Number byte which identifies the track number, a Head Number byte which specifies the head used (top or bottom) to access the sector, a Record Number byte identifying the sector number (1 through 26 for 128 byte sectors), an N-byte specifying the byte length of the sector and two CRC (Cyclic Redundancy Check) bytes.

The Gaps separating the index mark and the ID and data fields are written on a track when it is formatted. These gaps provide both an interval for switching the drive electronics from reading or writing and compensation for rotational speed and other diskette-to-diskette and drive-to-drive manufacturing tolerances to ensure that data written on a diskette by one system can be read by another (diskette interchangeability).

IBM Format Implementation Summary

Track Format

The disk has 77 tracks, numbered physically from 00 to 76, with track 00 being the outermost track. There are logically 75 data tracks and two alternate tracks. Any two tracks may be initialized as bad tracks. The data tracks are numbered logically in sequence from 00 to 74, skipping over bad tracks (alternate tracks replace bad tracks). Note: In IBM format track 00 cannot be a bad track.

Sector Format

Each track is divided into 26, 15, or 8 sectors of 128, 256, or 512 bytes length respectively. The first sector is numbered 01, and is physically the first sector after the physical index mark. The logical sequence of the remaining sectors may be nonsequential physically. The location of these is determined at initialization by CPU software.

Each sector consists of an ID field and a data field. All fields are separated by gaps. The beginning of each field is indicated by 6 bytes of (00)_H followed by a one byte address mark.

Address Marks

Address Marks are unique bit patterns one byte in length which are used to identify the beginning of ID and Data fields. Address Mark bytes are unique from all other data

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




Figure 19. Track Format

bytes in that certain bit cells do not contain a clock bit (all other data bytes have clock bits in every bit cell.) There are four different types of Address Marks used. Each of these is used to identify different types of fields.

Index Address Mark

The Index Address Mark is located at the beginning of each track and is a fixed number of bytes in front of the first record.

ID Address Mark

The ID Address Mark byte is located at the beginning of each ID field on the diskette.

Data Address Mark

The Data Address Mark byte is located at the beginning of each non-deleted Data Field on the diskette.

Deleted Data Address Mark

The Deleted Data Address Mark byte is located at the beginning of each deleted Data Field on the diskette.

Address Mark Summary	Clock Pattern	Data Pattern
Index Address Mark	D7	FC
ID Address Mark	C7	FE
Data Address Mark	C7	FB
Deleted Data Address Mark	C7	F8
Bad Track ID Address Mark	C7	FE

ID Field

MARK	C	H	R	N	CRC	CRC
------	---	---	---	---	-----	-----

C = Cylinder (Track) Address, 00-74

H = Head Address

R = Record (Sector) Address, 01-26

N = Record (Sector) Length, 00-02

Note: Sector Length = 128×2^N bytes

CRC = 16 Bit CRC Character (See Below)

Data Field

MARK	DATA	CRC	CRC
------	------	-----	-----

Data is 128, 256, or 512 bytes long.

Note: All marks, data, ID characters and CRC characters are recorded and read most significant bit first.

CRC Character

The 16-bit CRC character is generated using the generator polynomial $X^{16} + X^{12} + X^5 + 1$, normally initialized to (FF)_H. It is generated from all characters (except the CRC in the ID or data field), including the data (not the clocks) in the address mark. It is recorded and read most significant bit first.

Data Format

Data is written (general case) in the following manner:




Figure 20. Data Format

References

"The IBM Diskette for Standard Data Interchange," IBM Document GA21-9182-0. "System 32," Chapter 8, IBM Document GA21-9176-0.

Bad Track Format

The Bad Track Format is the same as the good track format except that the bad track ID field is initialized as follows:

$$C = H = R = N = (FF)_H$$

When formatting, bad track registers should be set to FF_H for the drive during the formatting, thus specifying no bad tracks. Thus, all tracks are left available for formatting.

The track following the bad track(s) should be one higher in number than track before the bad track(s).

Upon completion of the format the bad tracks should be set up using the write special register command. The 8271 will then generate an extra step pulse to cross the bad track, locating a new track that now happens to be an extra track out.

Format Track

Format Command

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	1	0	0	0	1	1
PAR:	0	1	TRACK ADDRESS							
PAR:	0	1	GAP 3 SIZE MINUS 6							
PAR:	0	1	RECORD LENGTH				NO. OF SECTORS/TRACK			
PAR:	0	1	GAP 5 SIZE MINUS 6							
PAR:	0	1	GAP 1 SIZE MINUS 6							

The format command can be used to initialize a disk track compatible with the IBM 3740 format. A Shugart "IBM Type" mini-floppy format may also be generated.

The Format command can be used to initialize a diskette, one track at a time. When format command is used, the program must supply ID fields for each sector on the track. During command execution, the supplied ID fields (track head sector addresses and the sector length) are written sequentially on the diskette. The ID address marks originate from the 8271 and are written automatically as the first byte of each ID field. The CRC character is written in the last two bytes of the ID field and is derived from the data written in the first five bytes. During the formatting operation, the data field of each sector is filled with data pattern $(E5)_H$. The CRC, derived from the data pattern is also appended to the last byte.

- The parameter 2 ($D_7 - D_5$) of the Format command specify record length, the bits are coded the same way as in the Read Data commands.
- The programmable gap sizes (gap 3, gap 5, and gap 1) must be programmed such that the 6 bytes of zero (sync) are subtracted from the intended gap size i.e., if gap 1 is intended, to be 16 bytes long, programmed length must be $16 - 6 = 10$ bytes (of FF_H 's).

Mini-Floppy Disk Format

The mini-floppy disk format differs from the standard disk format in the following ways:

- Gap 5 and the Index Address mark have been eliminated.
- There are fewer sectors/tracks.

GAPS

The following is the gap size and description summary:


Gap 1	Programmable
Gap 2	17 Bytes
Gap 3	Programmable
Gap 4	Variable
Gap 5	Programmable

The last six bytes of gaps 1,2,3 and 5 are $(00)_H$, all other bytes in the gaps are $(FF)_H$. The Gap 1,3 and 5 count specified by the user are the number of bytes of $(FF)_H$. Gap 4 is written until the leading edge of the index pulse. If a Gap 5 size of zero is specified, the Index Mark is not written.

- | | |
|--|--|
| Gap 1:
N bytes FF 's
6 bytes 0's for sync | This gap separates the index address mark of the index pulse from the first ID mark. It is used to protect the first ID field from a write on the last physical sector of the current track. |
| Gap 2:
11 bytes FF 's
6 bytes 0's for sync | This gap separates the ID field from the data mark and field such that during a write only the data field will be changed even if the write gate turns on early, due to drive speed changes. |
| Gap 3:
N bytes FF 's
6 bytes 0's for sync | This gap separates a data area from the next ID field. It is used so that during drive speed changes the next ID mark will not be overwritten, thus causing loss of data. |
| Gap 4:
FF 's only | This gap fills out the rest of the disk and is used for slack during formatting. During drive speed variations this gap will shrink or grow if the disk is re-formatted. |
| Gap 5:
N bytes FF 's
6 bytes 0's for sync | This gap separates the last sector from the Index Address mark and is used to assure that the index address mark is not destroyed by writing on the last physical data sector on the track. |


The number of FF bytes is programmable for gaps 1, 3 and 5.

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




GAPS

GAP 1: POST INDEX GAP




GAP 2: POST ID FIELD GAP



WRITE GATE TURN-ON FOR UPDATE OF NEXT DATA FIELD.

NOTE: THE WRITE GATE TURN-ON SHOULD BE TIMED TO WITHIN ± 1 BIT BY COUNTING THE BYTES IN THE GAP UNTIL 1 BYTE BEFORE THE TURN-ON.


GAP 3: POST DATA FIELD GAP




WRITE GATE TURN-OFF FROM UPDATE OF PREVIOUS DATA FIELD.

NOTE: IBM FORMAT REQUIRES AT LEAST 2 BINARY "1" BITS AS A DATA FIELD POSTAMBLE.

GAP 4: FINAL GAP



GAP 5: INITIAL GAP



MPU
PERIPHERALS

Figure 21. Track Format

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




Figure 22. Standard Diskette Track Format




Figure 23. Mini-Diskette Track Format

MPU PERIPHERALS




Figure 23. User DMA Channel Initialization Flowchart

Read ID Command

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	0	1	1	0	1	1
PAR:	0	1	TRACK ADDRESS							
PAR:	0	1	0	0	0	0	0	0	0	0
PAR:	0	1	NUMBER OF ID FIELDS							

The Read ID command transfers the specified number of ID fields into memory (beginning with the first ID field after Index). The CRC character is checked but not transferred.

These fields are entered into memory in the order in which they are physically located on the disk, with the first field being the one starting at the index pulse.

Data Processing Commands

All the routine Read/Write commands examine specific drive status lines before beginning execution, perform an implicit seek to the track address and load the drive's read/write head. Regardless of the type of command (i.e., read, write or verify), the 8271 first reads the ID field(s) to verify that the correct track has been located (see sector not found completion code) and also to locate the addressed sector. When a transfer is complete (or cannot be completed), the 8271 sets the interrupt request bit in the status register and provides an indication of the outcome of the operation in the result register.

If a CRC error is detected during a multisector transfer, processing is terminated with the sector in error. The address of the failing sector number can be determined by examining the Scan Sector Number register using the Read Special Register command.

Full power of the multisector read/write commands can be realized by doing DMA transfer using Intel® 8257 DMA Controller. For example, in a 128 byte per sector multisector write command, the entire data block (containing 128 bytes times the number of sectors) can be located in a disk memory buffer. Upon completion of the command phase, the 8271 begins execution by accessing the desired track, verifying the ID field, and locating the data field of the first record to be written. The 8271 then DMA-accesses the first sector and starts counting and writing one byte at a time until all 128 bytes are written. It then locates the data field of the next sector and repeats the procedure until all the specified sectors have been written. Upon completion of the execution phase the 8271 enters into the result phase and interrupts the CPU for availability of status and completion results. Note that all read/write commands, single or multisector are executed without CPU intervention.

Note, execution of multi-sector operations are faster if the sectors are *not* interleaved.

128 Byte Single Record Format

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COMMAND OPCODE					
PAR:	0	1	TRACK ADDR 0-255							
PAR:	0	1	SECTOR 0-255							

Commands

READ DATA
 READ DATA AND DELETED DATA
 WRITE DATA
 WRITE DELETED DATA
 VERIFY DATA AND DELETED DATA

Opcode

12
 16
 0A
 0E
 1E

Variable Length/Multi-Record Format

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	COMMAND OPCODE					
PAR:	0	1	TRACK ADDR 0-255							
PAR:	0	1	SECTOR 0-255							
PAR:	0	1	LENGTH				NO. OF SECTORS			

D₇-D₅ of Parameter 2 determine the length of the disk record.

0 0 0	128 Bytes
0 0 1	256 Bytes
0 1 0	512 Bytes
0 1 1	1024 Bytes
1 0 0	2048 Bytes
1 0 1	4096 Bytes
1 1 0	8192 Bytes
1 1 1	16,384 Bytes

Commands

	<u>Opcode</u>
READ DATA	13
READ DATA AND DELETED DATA	17
WRITE DATA	0B
WRITE DELETED DATA	0F
VERIFY DATA AND DELETED DATA	1F
SCAN DATA	00
SCAN DATA AND DELETED DATA	04

Read Commands

Read Data, Read Data and Deleted Data.

Function

The read command transfers data from a specified disk record or group of records to memory. The operation of this command is outlined in execution phase table.

Write Commands

Write Data, Write Deleted Data.

Function

The write command transfers data from memory to a specified disk record or group of records.

Verify Command

Verify Data and Deleted Data.

Function

The verify command is identical to the read data and deleted data command except that the data is not transferred to memory. This command is used to check that a record or a group of records has been written correctly by verifying the CRC character.

Scan Commands

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	0	0	0	S'DATA S'DEFD	0	0
PAR:	0	1	TRACK ADDR 0-255							
PAR:	0	1	SECTOR 0-255							
PAR:	0	1	LENGTH				NO. OF SECTORS			
PAR:	0	1	SCAN TYPE				STEP SIZE			
PAR:	0	1	FIELD LENGTH (KEY)							

Command D₂ = 0 Scan Data
D₂ = 1 Scan Data and Deleted Data

Scan Commands, Scan Data and Scan Data and Deleted Data, are used to search a specific data pattern or "key" from memory. The 8271 FDC operation during a scan is unique in that data is read from memory and from the diskette simultaneously.

During the scan operation, the key is compared repetitively (using the 8257 DMA Controller in auto load mode) with the data read from the diskette (e.g., an eight byte key would be compared with the first eight bytes (1-8) read from the diskette, the second eight bytes (9-16), the third eight bytes (17-24), etc.). The scan operation is concluded when the key is located or when the specified number of sectors have been searched without locating the key. When concluded, the 8271 FDC requests an interrupt. The program must then read the result register to determine if the scan was successful (if the key was located). If successful, several of the FDC's special registers can be examined (read special registers command) to determine more specific information relating to the scan (i.e., the sector number in which the key was located, and the number of bytes within the sector that were not compared when the key was located).

The 8271 does not do a sliding scan, it does a fixed block linear search. This means the key in memory is compared to an equal length block in a sector; when these blocks meet the scan conditions the scan will stop. Otherwise, the scan continues until all the sectors specified have been searched.

The following factors regarding key length must be considered when establishing a key in memory.

1. When searching multiple sectors, the length of the key must be evenly divisible into the sector length to prevent the key from being split at subsequent sector boundaries. Since the character FF_H is not compared, the key in memory can be padded to the required length using this character. For example, if the actual pattern compared on the diskette is twelve characters in length, the field length should be sixteen and four bytes of FF_H

would be appended to the key. Consequently, the last block of sixteen bytes compared within the first sector would end at the sector boundary and the first byte of the next sector would be compared with the first byte of the key. Splitting data over sector boundaries will not work properly since the FDC expects the start of key at each sector boundary.

- Since the first byte of the key is compared with the first byte of the sector, when the pattern does not begin with the first byte of the sector, the key must be offset using the character FF₁₆. For example, if the first byte of a nine byte pattern begins on the fifth byte of the sector, four bytes of FF₁₆ are prefixed to the key (and three bytes of FF₁₆ are appended to the key to meet the length requirement) so that the first actual comparison begins on the fifth byte.

The Scan Commands require five parameters:

Parameter 0, Track Address

Specifies the track number containing the sectors to be scanned. Legal values range from 00_H to 4C_H (0 to 76) for a standard diskette and from 00_H to 22_H (0 to 34) for a mini-sized diskette.

Parameter 1, Sector Address

Specifies the first sector to be scanned. The number of sectors scanned is specified in parameter 2, and the order in which sectors are scanned is specified in parameter 3.

Parameter 2, Sector Length/Number of Sectors

The sector length field (bits 7-5) specifies the number of data bytes allocated to each sector (see parameter 2, routine read and write commands for field interpretation). The number of sectors field (bits 4-0) specifies the number of sectors to be scanned. The number specified ranges from one sector to the physical number of sectors on the track.

Parameter 3

- D₇-D₆: Indicate scan type
- 00-EQ Scan for each character within the field length (key) equal to the corresponding character within the disk sector. The scan stops after the first equal condition is met.
- 01-GEQ Scan for each character within the disk sector greater than or equal to the corresponding character within the field length (key). The scan stops after the first greater than or equal condition is met.

- 10-LEQ Scan for each character within the disk sector less than or equal to the corresponding character within the field length (key). The scan stops after the first less than or equal condition is met.

- D₅-D₀: Step Size: The Step Size field specifies the offset to the next sector in a multisector scan. In this case, the next sector address is generated by adding the Step Size to the current sector address.

Parameter 4, Field Length

Specifies the number of bytes to be compared (length of key). While the range of legal values is from 1 to 255, the field length specified should be evenly divisible into the sector length to prevent the key from being split at sector boundaries, if the multisector scan commands are used.

Scan Command Results

More detailed information about the completion of Scan Commands may be obtained by executing Read Special Register commands.

Read Special Register

Parameter (Hex)	Results
06	The <u>sector number</u> of the sector in which the specified scan data pattern was located.
14	MSB Count — The number of 128 byte blocks remaining to be compared in the current sector when the scan data pattern was located. This register is decremented with each 128 byte block read.
13	LSB Count — The number of bytes remaining to be compared in the current sector when the scan data pattern is located. This register is initialized to 128 and is decremented with each byte compared.

Upon a scan met condition, the equation below can be used to determine the last byte in the located pattern.

$$\text{Pointer} = \text{sector length} - ((\text{Register 14H}) * 128 + (\text{Register 13H}))$$

8271 Scan Command Example

Assume there are only 2 records on track 0 with the following data:

Record 01: 01 02 03 04 05 06 07 08 000...00
Record 02: 01 02 AA 55 00 00 00 0000

Command	Field Length ^[1]	Starting Sector #	# of Sectors	Key ^[2]	Completion Code ^[3]	Special Registers ^[4]			Comment
						R06	R14	R13	
* SCAN EQ	2	1	1	01,02	SME	01	0	127D	Met in first field
SCAN EQ	2	1	1	02,03	SNM	X	X	X	Not met
SCAN EQ	2	1	1	FF ^[5] ,05	SNM	X	X	X	Not met with don't care
* SCAN EQ	2	1	1	FF ^[5] ,06	SME	01	0	123D	Met with don't care
* SCAN EQ	2	1	2	AA,55	SME	02	0	125D	Met in Record 02
* SCAN EQ	2	2	1	01,02	SME	02	0	127D	Starting sector ≠ 1
* SCAN EQ	4	1	1	05,06,07,08	SME	01	0	121D	Field, Key length = 4
* SCAN GEQ	4	1	1	05,06,07,08	SME	01	0	121D	GEQ-SME
* SCAN GEQ	4	1	1	05,04,07,08	SMNE	01	0	121D	GEQ-SMNE
* SCAN GEQ	4	1	2	00,03,AA,44 ^[6]	SNM	X	X	X	GEQ-SNM
* SCAN LEQ	4	1	1	01,03,FF,04	SMNE	01	0	125D	LEQ-SMNE
* SCAN LEQ	4	1	1	01,02,FF,04	SME	01	0	125D	LEQ-SME

NOTES:

- Field Length — Each record is partitioned into a number of fields equal to the record size divided by the field length. Note that the record size should be evenly divisible by the field length to insure proper operation of multi record scan. Also, maximum field length = 256 bytes.
- Key — The key is a string of bytes located in the user system memory. The key length should equal the field length. By programming the 8257 DMA Controller into the auto load mode, the key will be recursively read in by the chip (once per field).
- Completion Code — Shows how Scan command was met or not met.
SNM — SCAN Not Met — 0 0 (also Good Complete)
SME — SCAN Met Equal — 0 1
SMNE — SCAN Met Not Equal — 1 0
- Special Registers
R06 — This register contains the record number where the scan was met.
R14 — This register contains the MSB count and is decremented every 128 characters.

Length (ℓ) (D7-D5 of PAR 2)	Record Size	R14 = 2 ^ℓ - 1 (Initialize at Beginning of Record)
000	128 Bytes	0
001	256 Bytes	1
010	512 Bytes	3
011	1024 Bytes	7
•	•	•
•	•	•
•	•	•

R13 — This register contains a modulo 128 LSB count which is initialized to 128 at beginning of each record. This count is decremented after each character is compared except for the last character in a pattern match situation.

- The OFFH character in the key is treated as a don't care character position.
- The Scan comparison is done on a byte by byte basis. That is, byte 1 of each field is compared to byte 1 of the key, byte 2 of each field is compared to byte 2 of the key, etc.

PRELIMINARY
 Notice: This is a preliminary drawing. Some parameters may be subject to change.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature - 65°C to + 150°C
 Voltage on Any Pin with Respect to Ground - 0.5V to + 7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5.0\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	($V_{CC} + 0.5$)	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$ for Data Bus Pins $I_{OL} = 1.7\text{ mA}$ for All Other Pins
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -220\ \mu\text{A}$
I_{IL}	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OZ}	Off-State Output Current		± 10	μA	$V_{OUT} = V_{CC}$ to 0V
I_{CC}	V_{CC} Supply Current		180	mA	

CAPACITANCE

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$t_c = 1\text{ MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICST_A = 0°C to 70°C, V_{CC} = +5.0V ± 5%**Read Cycle**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AC}	Select Setup to \overline{RD}	0		ns	Note 2
t _{CA}	Select Hold from \overline{RD}	0		ns	Note 2
t _{RR}	\overline{RD} Pulse Width	250		ns	
t _{AD}	Data Delay from Address		250	ns	Note 2
t _{RD}	Data Delay from \overline{RD}		150	ns	C _L = 150 pF, Note 2
t _{DF}	Output Float Delay	20	100	ns	C _L = 20 pF for Minimum; 150 pF for Maximum
t _{DC}	DACK Setup to \overline{RD}	25		ns	
t _{CD}	DACK Hold from \overline{RD}	25		ns	
t _{KD}	Data Delay from DACK		250	ns	

Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AC}	Select Setup to \overline{WR}	0		ns	
t _{CA}	Select Hold from \overline{WR}	0		ns	
t _{WW}	\overline{WR} Pulse Width	250		ns	
t _{DW}	Data Setup to \overline{WR}	150		ns	
t _{WD}	Data Hold from \overline{WR}	0		ns	
t _{DC}	DACK Setup to \overline{WR}	25		ns	
t _{CD}	DACK Hold from \overline{WR}	25		ns	

DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CQ}	Request Hold from \overline{WR} or \overline{RD} (for Non-Burst Mode)		150	ns	

Other Timing

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{RSTW}	Reset Pulse Width	10		t _{CY}	
t _r	Input Signal Rise Time		20	ns	
t _f	Input Signal Fall Time		20	ns	
t _{RSTS}	Reset to First \overline{IOWR}	2		t _{CY}	
t _{CY}	Clock Period	250			Note 3
t _{CL}	Clock Low Period	110		ns	
t _{CH}	Clock High Period	122		ns	
t _{DS}	Data Window Setup to Unseparated Clock and Data	50		ns	
t _{DH}	Data Window Hold from Unseparated Clock and Data	0		ns	

NOTES:


- All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V
Output "1" at 2.0V, "0" at 0.8V
- t_{AD}, t_{RD}, t_{AC}, and t_{CA} are not concurrent specs.
- Standard Floppy: t_{CY} = 250 ns ± 0.4% Mini-Floppy: t_{CY} = 500 ns ± 0.4%

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.


PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

WAVEFORMS



Read Waveforms




Write Waveforms



DMA Waveforms



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




PULSE WIDTH PW = $t_{CY} \pm 30 \text{ ns}$
 H (HALF BIT CELL) = $8 t_{CY}$
 F (FULL BIT CELL) = $16 t_{CY}$

* $t_{CY} = 250 \text{ ns} \pm 0.4\%$
 $250 \text{ ns} \pm 30 \text{ ns}$
 $2.0 \mu\text{s} \pm 8 \text{ ns}$
 $4.0 \mu\text{s} \pm 16 \text{ ns}$

** $t_{CY} = 500 \text{ ns} \pm 0.4\%$
 $500 \text{ ns} \pm 30 \text{ ns}$
 $4.0 \mu\text{s} \pm 16 \text{ ns}$
 $8.0 \mu\text{s} \pm 32 \text{ ns}$

Figure 24. Write Data



* $t_{CY} = 250 \text{ ns}$

** $t_{CY} = 500 \text{ ns}$

F = $16 t_{CY} \pm 8 t_{CY}$
 H = $8 t_{CY} \pm 4 t_{CY}$

Figure 25. Read Data

*STANDARD FLEXIBLE DISK DRIVE TIMING
 **MINI-FLOPPY TIMING

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.





Figure 26. Single-Shot Data Separator



*DATA WINDOW MAY BE 180° OUT OF PHASE
 IN PLO DATA SEPARATION MODE.


Figure 27. PLO Data Separator

8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER

- HDLC/SDLC Compatible
- Frame Level Commands
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Transfers
- Two User Programmable Modem Control Ports
- Automatic FCS (CRC) Generation and Checking
- Programmable NRZI Encode/Decode
- N-Bit Reception Capability
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8080/8085 CPUs
- Single +5V Supply
- 40-Pin Package

The Intel® 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/CITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS-85™. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.


PIN CONFIGURATION



PIN NAMES

DB0-DB7	DATA BUS (8 BITS)	CS	CHIP SELECT
FLAG DET	FLAG DETECT	32xCLK	32 TIMES CLOCK
Tx INT	TRANSMITTER INTERRUPT	Rx D	RECEIVER DATA
CLK	CLOCK INPUT	Rx C	RECEIVER CLOCK
RESET	RESET	Tx C	TRANSMITTER CLOCK
Tx DACK	TRANSMITTER DMA ACKNOWLEDGE	Tx D	TRANSMITTER DATA
Tx DRQ	TRANSMITTER DMA REQUEST	CTS	CLEAR TO SEND
RD	READ INPUT	CD	CARRIER DETECT
WR	WRITE INPUT	PA2-PA4	GP INPUT PORTS
Rx DACK	RECEIVER DMA ACKNOWLEDGE	PB1-PB4	GP OUTPUT PORTS
Rx DRQ	RECEIVER DMA REQUEST	RTS	REQUEST TO SEND
Rx INT	RECEIVER INTERRUPT	Vcc	+5 VOLT SUPPLY
AD-A1	COMMAND REGISTER SELECT ADDRESS	GND	GROUND
DPLL	DIGITAL PHASE LOCKED LOOP		

BLOCK DIAGRAM



A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to GPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more than fifteen consecutive ones, the station goes into an IDLE state.

Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three

types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

Frame Characteristics

An important characteristic of a frame is that its contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system — it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgment of frame communication, enhancing the true full-duplex nature of the HDLC/SDLC protocols.

In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

References

- IBM Synchronous Data Link Control General Information*, IBM, GA 27-3093-1.
- Standard Network Access Protocol Specification*, DATAPAC, Trans-Canada Telephone System CCG111
- Recommendation X.25, ISO/CCITT March 2, 1976.
- IBM 3650 Retail Store System Loop Interface OEM Information*, IBM, GA 27-3098-0
- Guidebook to Data Communications*, Training Manual, Hewlett-Packard 5955-1715
- IBM Introduction to Teleprocessing*, IBM, GC 20-8095-02
- System Network Architecture, Technical Overview*, IBM, GA 27-3102
- System Network Architecture Format and Protocol*, IBM GA 27-3112




Figure 1. Frame Format

PRELIMINARY

Notice: This is a preliminary specification. Some parts are subject to change.

FUNCTIONAL DESCRIPTION

General

The Intel® 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications. In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zero-bit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit. The 8273 recognizes and can generate flags (01111110), Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

Hardware Description

The 8273 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name (No.) I/O Description

Pin Name (No.)	I/O	Description
VCC (40)		+5V Supply
GND (20)		Ground
RESET (4)	I	A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY.
$\overline{\text{CS}}$ (24)	I	The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs are enabled by the chip select input.
DB7-DB0 (19-12)	I/O	The Data Bus lines are bidirectional three-state lines which interface with the system Data Bus.
$\overline{\text{WR}}$ (10)	I	The Write signal is used to control the transfer of either a command or data from CPU to the 8273.
$\overline{\text{RD}}$ (9)	I	The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU.
TxINT (2)	O	The Transmitter interrupt signal indicates that the transmitter logic requires service.
RxINT (11)	O	The Receiver interrupt signal indicates that the Receiver logic requires service.

TxDRQ (6)	O	Requests a transfer of data between memory and the 8273 for a transmit operation.
RxRDQ (8)	O	Requests a transfer of data between the 8273 and memory for a receive operation.
$\overline{\text{TxDACK}}$ (5)	I	The Transmitter DMA acknowledge signal notifies the 8273 that the TxDMA cycle has been granted.
$\overline{\text{RxDACK}}$ (7)	I	The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.
A1-A0 (22-21)	I	These two lines are CPU Interface Register Select lines.
TxD (29)	O	This line transmits the serial data to the communication channel.
$\overline{\text{TxC}}$ (28)	I	The transmitter clock is used to synchronize the transmit data.
RxD (26)	I	This line receives serial data from the communication channel.
$\overline{\text{RxC}}$ (27)	I	The Receiver Clock is used to synchronize the receive data.
32X CLK (25)	I	The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used).
$\overline{\text{DPLL}}$ (23)	O	Digital Phase Locked Loop output can be tied to RxC and/or TxC when 1X clock is not available. DPLL is used with 32X CLK.
$\overline{\text{FLAG DET}}$ (1)	O	Flag Detect signals that a flag (01111110) has been received by an active receiver.
$\overline{\text{RTS}}$ (35)	O	Request to Send signals that the 8273 is ready to transmit data.
$\overline{\text{CTS}}$ (30)	I	Clear to Send signals that the modem is ready to accept data from the 8273.
$\overline{\text{CD}}$ (31)	I	Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.
$\overline{\text{PA}}_{2-4}$ (32-34)	I	General purpose input ports. The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.
$\overline{\text{PB}}_{1-4}$ (36-39)	O	General purpose output ports. The CPU can write these output lines through Data Bus Buffer.
CLK (3)	I	A square wave TTL clock.

CPU Interface

The CPU interface is optimized for the MCS-80/85™ bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via \overline{CS} , A_1 , A_0 , \overline{RD} and \overline{WR} signals and two independent data registers for receive data and transmit data. A_1 , A_0 are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the \overline{RD} and \overline{WR} signals may be driven by the 8228 I/OR and I/OW. The table shows the seven register select decoding:

A_1	A_0	\overline{TxDACK}	\overline{RxDACK}	\overline{CS}	\overline{RD}	\overline{WR}	Register
0	0	1	1	0	1	0	Command
0	0	1	1	0	0	1	Status
0	1	1	1	0	1	0	Parameter
0	1	1	1	0	0	1	Result
1	0	1	1	0	1	0	Reset
1	0	1	1	0	0	1	TxINT Result
1	1	1	1	0	1	0	—
1	1	1	1	0	0	1	RxINT Result
X	X	0	1	1	1	0	Transmit Data
X	X	1	0	1	0	1	Receive Data




Figure 2. 8273 Block Diagram Showing CPU Interface Functions

Register Description

Command

Operations are initiated by writing an appropriate command in the Command Register.

Parameter

Parameters of commands that require additional information are written to this register.

Result

Contains an immediate result describing an outcome of an executed command.

Transmit Interrupt Result

Contains the outcome of 8273 transmit operation (good/bad completion).

Receive Interrupt Result

Contains the outcome of 8273 receive operation (good/bad completion), followed by additional results which detail the reason for interrupt.

Status

The status register reflects the state of the 8273 CPU Interface.

DMA Data Transfers

The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

TxDRQ: Transmit DMA Request

Requests a transfer of data between memory and the 8273 for a transmit operation.

TxDACK: Transmit DMA Acknowledge

The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted. It is also used with WR to transfer data to the 8273 in non-DMA mode.

RxDRQ: Receive DMA Request

Requests a transfer of data between the 8273 and memory for a receive operation.

PRELIMINARY
 Notice: This is not a final specification. Some parameter limits are subject to change.

RxDACK: Receive DMA Acknowledge

The \overline{RxDACK} signal notifies the 8273 that a receive DMA cycle has been granted. It is also used with \overline{RD} to read data from the 8273 in non-DMA mode.

\overline{RD} , \overline{WR} : Read, Write

The \overline{RD} and \overline{WR} signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data block lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST. DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by the status word.


Modem Interface

The 8273 Modem interface provides both dedicated and user defined modem control functions. All the control signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic CTS, \overline{CD} monitoring and \overline{RTS} generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.

It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when CTS (Pin 30) is a physical zero (logical one).

Port A — Input Port

During operation, the 8273 interrogates input pins \overline{CTS} (Clear to Send) and \overline{CD} (Carrier Detect). \overline{CTS} is used to condition the start of a transmission. If during transmission \overline{CTS} is lost the 8273 generates an interrupt. During reception, if \overline{CD} is lost, the 8273 generates an interrupt.



The user defined input bits correspond to the 8273 PA₄, PA₃ and PA₂ pins. The 8273 does not interrogate or manipulate these bits.





Figure 3. 8273 Block Diagram Showing Control Logic Functions

Port B - Output Port

During normal operation, if the CPU sets \overline{RTS} active, the 8273 will not change this pin; however, if the CPU sets \overline{RTS} inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.



The user defined output bits correspond to the state of PB₄-PB₁ pins. The 8273 does not interrogate or manipulate these bits.

MPU PERIPHERALS

Serial Data Logic

The Serial data is synchronized by the user transmit ($\overline{\text{TxC}}$) and receive ($\overline{\text{RxC}}$) clocks. The leading edge of $\overline{\text{TxC}}$ generates new transmit data and the trailing edge of $\overline{\text{RxC}}$ is used to capture receive data. The NRZI encoding/decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input

circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect sample timing by the external circuitry. The user may select to substitute the $\overline{\text{TxC}}$ pin for the $\overline{\text{RxC}}$ input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of $\overline{\text{TxC}}$ and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.




Figure 4. Transmit/Receive Timing

Asynchronous Mode Interface

Although the 8273 is fully compatible with the HDLC/SDLC communication line protocols, which are primarily designed for synchronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission

guarantees that within a frame, data transitions will occur at least every five bit times — the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.

Digital Phase Locked Loop

In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this $32X \overline{CLK}$ and the 8273 DPLL supplies a sample pulse nominally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the $32X \overline{CLK}$, these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in quadrant A1, it is apparent that the DPLL sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at $T = (T_{nominal} - 2 \text{ counts}) = 30$ counts of the $32X \overline{CLK}$ to move the sample pulse "B" toward the nominal center of the next bit cell. A data edge occurring in quadrant B1 would cause a smaller adjustment of phase with $T = 31$ counts of the $32X \overline{CLK}$. Using this technique the DPLL pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.






Figure 5. DPLL Sample Timing

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


Synchronous Modem — Duplex or Half Duplex Operation



Asynchronous Modems — Duplex or Half Duplex Operation



Asynchronous — No Modems — Duplex or Half Duplex




MPU
PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

SDLC Loop

The DPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any secondary station finding its address in the A field captures the frame for action at that station. All received frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The DPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.




MPU PERIPHERALS

Figure 6. SDLC Loop Application

PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85™ system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of \overline{CS} , \overline{RD} , \overline{WR} pins, while the A_1 , A_0 select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:



The Command Phase

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

Status Register

The status register contains the status of the 8273 activity. The description is as follows.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CBSY	CBF	CPBF	CRBF	RxINT	TxINT	RxIRA	TxIRA

Bit 7 CBSY (Command Busy)

Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.




Figure 7. Command Phase Flowchart

Bit 6 CBF (Command Buffer Full)

Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.

Bit 5 CPBF (Command Parameter Buffer Full)

CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.

Bit 4 CRBF (Command Result Buffer Full)

Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.

PRELIMINARY

Notice: This is not a final specification. Some parameters may change without notice. Some

Bit 3 RxINT (Receiver Interrupt)

RxINT indicates that the receiver requires CPU attention. It is identical to RxINT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

Bit 2 TxINT (Transmitter Interrupt)

The TxINT indicates that the transmitter requires CPU attention. It is identical to TxINT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

Bit 1 RxIRA (Receiver Interrupt Result Available)

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxINT register. It is reset after the CPU has read the RxINT register.

Bit 0 TxIRA (Transmitter Interrupt Result Available)

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxINT register. It is reset when the CPU has read the TxINT register.

The Execution Phase

Upon accepting the last parameter, the 8273 enters into the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is eliminated in this phase if the system utilizes DMA for the data transfers, otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxINT and RxINT pins, for each data byte request.

The Result Phase

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated by:

1. The successful completion of an operation
2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:

1. An Immediate Result
2. A Non-Immediate Result




Figure 8. Rx Interrupt Result Byte Format




Figure 10. Tx Interrupt Result Byte Format

Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information (\overline{CTS} , \overline{CD} , \overline{RTS} , etc.) that the network software needs to make quick operational decisions.

A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register; all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register TxI/R or Rx Interrupt Result Register RxI/R. The result may consist of a one-byte interrupt code indicating the

condition for the interrupt and, if required, one or more bytes which detail the condition.


Tx and Rx Interrupt Result Registers

The Result Registers have a result code, the three high order bits D7-D5 of which are set to zero for all but the receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.

All results indicated in the command summary must be read during the result phase.

PRELIMINARY
Notice: This is not a final specification. Some paragraphs and units are subject to change.


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.



RESULT PHASE FLOWCHART — INTERRUPT RESULTS

MPU
 PERIPHERALS

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.



RESULT PHASE FLOWCHART — IMMEDIATE RESULTS

Figure 9. Rx Interrupt Service

DETAILED COMMAND DESCRIPTION

General

The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These frame-level commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

HDLC Implementation

HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications, Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode.

Initialization Set/Reset Commands

These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask).

Set One-Bit Delay (CMD Code A4)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	1	0	0	1	0	0
PAR:	0	1	1	0	0	0	0	0	0	0

When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

Reset One-Bit Delay (CMD Code 64)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	1	0	0	1	0	0
PAR:	0	1	0	1	1	1	1	1	1	1

The 8273 stops the one bit delayed retransmission mode.

Set Data Transfer Mode (CMD Code 97)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	0	1	0	1	1	1
PAR:	0	1	0	0	0	0	0	0	0	1

When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

Reset Data Transfer Mode (CMD Code 57)


	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	0	1	0	1	1	1
PAR:	0	1	1	1	1	1	1	1	1	0

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.

PRELIMINARY
 Notice: This is not a final specification. Some parameters may be subject to change.

Set Operating Mode (CMD Code 91)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	0	1	0	0	0	1
PAR:	0	1	0	0						



Reset Operating Mode (CMD Code 51)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	0	1	0	0	0	1
PAR:	0	1	1	1						

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

(D5) HDLC Mode

In HDLC mode, a bit sequence of seven ones (0111111) is interpreted as an abort character. Otherwise, eight ones (01111111) signal an abort.

(D4) EOP Interrupt Mode

In EOP interrupt mode, an interrupt is generated whenever an EOP character (0111111) is detected by an active receiver. This mode is useful for the implementation of an SDLC loop controller in detecting the end of a message stream after a loop poll.

(D3) Transmitter Early Interrupt Mode (Tx)

The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

(D2) Buffered Mode

If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

(D1) Preframe Sync Mode

If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame.

To guarantee sixteen line transitions, the 8273 sends two bytes of data (00)_H if NRZI is set or data (55)_H if NRZI is not set.

(D0) Flag Stream Mode

If this bit is set to a one, the following table outlines the operation of the transmitter.


TRANSMITTER STATE	ACTION
Idle	Send Flags immediately.
Transmit or Transmit-Transparent Active	Send Flags after the transmission complete
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

If this bit is reset to zero the following table outlines the operation of the transmitter.

TRANSMITTER STATE	ACTION
IDLE	Send Idles on next character boundary.
Transmit or Transmit-Transparent Active	Send Idles after the transmission is complete.
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

Set Serial I/O Mode (CMD Code A0)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	1	0	0	0	0	0
PAR:	0	1	0	0	0	0	0			



Reset Serial I/O Mode (CMD Code 60)

This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	1	0	0	0	0	0
PAR:	0	1	1	1	1	1	1			

(D2) Loop Back

If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.

(D1) TxC → RxC

If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

(D0) NRZI Mode

If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

Reset Device Command

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
TMR:	1	0	0	0	0	0	0	0	0	1
TMR:	1	0	0	0	0	0	0	0	0	0

An 8273 reset command is executed by outputting a (01)_H followed by (00)_H to the reset register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset pin.

1. The modem control signals are forced high (inactive level).
2. The 8273 status register flags are cleared.
3. Any commands in progress are terminated immediately.
4. The 8273 enters an idle state until the next command is issued.
5. The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
6. The device assumes a non-loop SDLC terminal role.

Receive Commands

The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

General Receive (CMD Code C0)

General receive is a receive mode in which frames are received regardless of the contents of the address field.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	0	0	0	0
PAR:	0	1	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							

NOTES:

1. If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
2. If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
3. The frame check sequence (FCS) is not transferred to memory.
4. Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
5. In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
6. The 8273 receiver is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
7. The intervening ABORT character between a final flag and an IDLE does not generate an interrupt.
8. If an ABORT Character is not preceded by a flag and is followed by an IDLE, an interrupt will be generated for the ABORT followed by an IDLE interrupt one character time later. The reception of an ABORT will disable the receiver.

Selective Receive (CMD Code C1)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	0	0	0	1
PAR:	0	1	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD TWO (A2)							

Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

Selective Loop Receive (CMD Code C2)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	0	0	1	0
PAR:	0	0	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD TWO (A2)							

Selective loop receive operates like selective receive except that the transmitter is placed in flag stream mode automatically after detecting an EOP (0111111) following a valid received frame. The one bit delay mode is also reset at the end of a selective loop receive.

Receive Disable (CMD Code C5)

Terminates an active receive command immediately.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	0	1	0	1
PAR:	NONE									

Transmit Commands

The 8273 supports three transmit commands: Transmit Frame, Loop Transmit, Transmit Transparent.

Transmit Frame (CMD Code C8)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	0	0	0	
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)								
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)								
PAR:	0	1	ADDRESS FIELD OF TRANSMIT FRAME (A)								
PAR:	0	1	CONTROL FIELD OF TRANSMIT FRAME (C)								

Transmits one frame including: initial flag, frame check sequence, and the final flag.

If the buffered mode is specified, the L0, L1, frame length provided as a parameter is the length of the information field and the address and control fields must be input.

In unbuffered mode the frame length provided must be the length of the information field plus two and the address and control fields must be the first two bytes of data. Thus only the frame length bytes are required as parameters.

Loop Transmit (CMD Code CA)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	0	1	0	
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)								
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)								
PAR:	0	1	ADDRESS FIELD OF TRANSMIT FRAME (A)								
PAR:	0	1	CONTROL FIELD OF TRANSMIT FRAME (C)								

Transmits one frame in the same manner as the transmit frame command except:

1. This command should be given only in one-bit delay mode.
2. If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
3. If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode.
4. At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

Transmit Transparent (CMD Code C9)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CMD:	0	0	1	1	0	0	1	0	0	1	
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)								
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)								

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

Abort Transmit Commands

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

Abort Transmit Frame (CMD Code CC)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	1	1	0	0
PAR:	NONE									

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Abort Loop Transmit (CMD Code CE)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	1	1	1	0
PAR:	NONE									

After a flag is transmitted the transmitter reverts to one bit delay mode.

Abort Transmit Transparent (CMD Code CD)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	1	0	0	1	1	0	1
PAR:	NONE									

The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

PRELIMINARY
 Notice: This is not a final specification. Some parameters may be subject to change.

Modem Control Commands

The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

Read Port A (CMD Code 22)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	0	0	0	1	0
PAR:	NONE									

Read Port B (CMD Code 23)

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	0	1	0	0	0	1	1
PAR:	NONE									

Set Port B Bits (CMD Code A3)

This command allows user defined Port B pins to be set.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	1	0	1	0	0	0	1	1
PAR:	0	1	0	0						

RTS – REQUEST TO SEND
USER DEFINED
FLAG DETECT

(D5) Flag Detect

This bit can be used to set the flag detect pin: However, it will be reset when the next flag is detected.

(D4-D1) User Defined Outputs

These bits correspond to the state of the PB₄-PB₁ output pins.

(D0) Request to Send

This is a dedicated 8273 modem control signal, and reflects the same logical state of RTS pin.

Reset Port B Bits (CMD Code 63)

This command allows Port B user defined bits to be reset.

	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
CMD:	0	0	0	1	1	0	0	0	1	1
PAR:	0	1	1	1						

RTS – REQUEST TO SEND
USER DEFINED
FLAG DETECT

This command allows Port B (D₄-D₁) user defined bits to be reset. These bits correspond to Output Port pins (PB₄-PB₁).

8273 Command Summary

Command Description	Command (HEX)	Parameter	Results	Result Port	Completion Interrupt
Set One Bit Delay	A4	Set Mask	None	—	No
Reset One Bit Delay	64	Reset Mask	None	—	No
Set Data Transfer Mode	97	Set Mask	None	—	No
Reset Data Transfer Mode	57	Reset Mask	None	—	No
Set Operating Mode	91	Set Mask	None	—	No
Reset Operating Mode	51	Reset Mask	None	—	No
Set Serial I/O Mode	A0	Set Mask	None	—	No
Reset Serial I/O Mode	60	Reset Mask	None	—	No
General Receive	C0	B0,B1	RIC,R0,R1,(A,C) ⁽²⁾	RXI/R	Yes
Selective Receive	C1	B0,B1,A1,A2	RIC,R0,R1,(A,C) ⁽²⁾	RXI/R	Yes
Selective Loop Receive	C2	B0,B1,A1,A2	RIC,R0,R1,(A,C) ⁽²⁾	RXI/R	Yes
Receive Disable	C5	None	None	—	No
Transmit Frame	C8	L0,L1,(A,C) ⁽¹⁾	TIC	TXI/R	Yes
Loop Transmit	CA	L0,L1,(A,C) ⁽¹⁾	TIC	TXI/R	Yes
Transmit Transparent	C9	L0,L1	TIC	TXI/R	Yes
Abort Transmit Frame	CC	None	TIC	TXI/R	Yes
Abort Loop Transmit	CE	None	TIC	TXI/R	Yes
Abort Transmit Transparent	CD	None	TIC	TXI/R	Yes
Read Port A	22	None	Port Value	Result	No
Read Port B	23	None	Port Value	Result	No
Set Port B Bit	A3	Set Mask	None	—	No
Reset Port B Bit	63	Reset Mask	None	—	No

Notes: 1. Issued only when in buffered mode. 2. Read as results only in buffered mode.

PRELIMINARY
Notice: This is a preliminary specification. Some parametric data may be subject to change.

8273 Command Summary Key

- B0** — Least significant byte of the receive buffer length.
- B1** — Most significant byte of the receive buffer length.
- L0** — Least significant byte of the Tx frame length.
- L1** — Most significant byte of the Tx frame length.
- A1** — Receive frame address match field one.
- A2** — Receive frame address match field two.
- A** — Address field of received frame. If non-buffered mode is specified, this result is not provided.
- C** — Control field of received frame. If non-buffered mode is specified this result is not provided.
- RXI/R** — Receive interrupt result register.
- TXI/R** — Transmit interrupt result register.
- R0** — Least significant byte of the length of the frame received.
- R1** — Most significant byte of the length of the frame received.
- RIC** — Receiver interrupt result code.
- TIC** — Transmitter interrupt result code.




Figure 12. Typical Frame Reception

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.





Figure 13. Typical Frame Transmission



MPU
 PERIPHERALS

Figure 14. 8273 System Diagram

PRELIMINARY
 Notice: This is not a final product. Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5.0\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$ for Data Bus pins $I_{OL} = 1.7\text{ mA}$ for all other pins
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -200\ \mu\text{A}$
I_{IL}	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OZ}	Off-State Output Current		± 10	μA	$V_{OUT} = V_{CC}$ to 0V
I_{CC}	V_{CC} Supply Current		180	mA	

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$t_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = +5.0\text{V} \pm 5\%$
Read Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AC}	Select Setup to \overline{RD}	0		ns	Note 3
t_{CA}	Select Hold from \overline{RD}	0		ns	Note 3
t_{RR}	RD Pulse Width	0		ns	
t_{AD}	Data Delay from Address		250	ns	Note 3
t_{RD}	Data Delay from \overline{RD}		150	ns	$C_L = 150\text{ pF}$, Note 3
t_{DF}	Output Float Delay	20	100	ns	$C_L = 20\text{ pF}$ for Minimum; 150 pF for Maximum
t_{DC}	DACK Setup to \overline{RD}	25		ns	
t_{CD}	DACK Hold from \overline{RD}	25		ns	
t_{KD}	Data Delay from DACK		250	ns	

Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AC}	Select Setup to \overline{WR}	0		ns	
t_{CA}	Select Hold from \overline{WR}	0		ns	
t_{WW}	WR Pulse Width	250		ns	
t_{DW}	Data Setup to \overline{WR}	150		ns	
t_{WD}	Data Hold from \overline{WR}	0		ns	
t_{DC}	DACK Setup to \overline{WR}	25		ns	
t_{CD}	DACK Hold from \overline{WR}	25		ns	

DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{CQ}	Request Hold from \overline{WR} or \overline{RD} (for Non-Burst Mode)		150	ns	

Other Timing

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{RSTW}	Reset Pulse Width	10		t_{CY}	
t_r	Input Signal Rise Time		20	ns	
t_f	Input Signal Fall Time		20	ns	
t_{RSTS}	Reset to First \overline{IOWR}	2		t_{CY}	
t_{CY}	Clock	250		ns	Note 2
t_{CL}	Clock Low	110		ns	
t_{CH}	Clock High	122		ns	
t_{DCL}	Data Clock Low	200		ns	
t_{DCH}	Data Clock High	200		ns	
t_{DCY}	Data Clock	15625		ns	Note 2
t_{TD}	Transmit Data Delay		100	ns	
t_{DS}	Data Setup Time	100		ns	
t_{DH}	Data Hold Time	0		ns	
t_{DPLL}	\overline{DPLL} Output Low	200		ns	
t_{FLD}	$\overline{FLAG DET}$ Output Low	$8 \cdot t_{CY} \pm 50$		ns	


NOTES:

- All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V
Output "1" at 2.0V, "0" at 0.8V
- 64K baud maximum operating rate.
- t_{AD} , t_{RD} , t_{AC} , and t_{CA} are not concurrent specs.


PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.



WAVEFORMS
Read Waveforms



Write Waveforms




DMA Waveforms




MPU
 PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


Transmit Data Waveforms




Receive Data Waveforms



DPLL Output Waveform



Flag Detect Output Waveform




8275 PROGRAMMABLE CRT CONTROLLER

- Programmable Screen and Character Format
- 6 Independent Visual Field Attributes
- 11 Visual Character Attributes (Graphic Capability)
- Cursor Control (4 Types)
- Light Pen Detection and Registers
- Fully MCS-80™ and MCS-85™ Compatible
- Dual Row Buffers
- Programmable DMA Burst Mode
- Single +5V Supply
- 40-Pin Package

The Intel® 8275 Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel® microcomputer systems. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.


PIN CONFIGURATION



PIN NAMES

DB ₀₋₁	B1-DIRECTIONAL DATA BUS	LC ₀₋₃	LINE COUNTER OUTPUTS
DRQ	DMA REQUEST OUTPUT	LA ₀₋₁	LINE ATTRIBUTE OUTPUTS
DACK	DMA ACKNOWLEDGE INPUT	HRTC	HORIZONTAL RETRACE OUTPUT
IRQ	INTERRUPT REQUEST OUTPUT	VRTC	VERTICAL RETRACE OUTPUT
RD	READ STROBE INPUT	HLGT	HIGHLIGHT OUTPUT
WR	WRITE STROBE INPUT	RVV	REVERSE VIDEO OUTPUT
A ₀	REGISTER ADDRESS INPUT	LTEN	LIGHT ENABLE OUTPUT
CS	CHIP SELECT INPUT	VSP	VIDEO SUPPRESS OUTPUT
CCLK	CHARACTER CLOCK INPUT	GPA ₀₋₁	GENERAL PURPOSE ATTRIBUTE OUTPUTS
CC ₀₋₆	CHARACTER CODE OUTPUTS	LPEN	LIGHT PEN INPUT

BLOCK DIAGRAM



PIN DESCRIPTIONS

Pin #	Pin Name	I/O	Pin Description	Pin #	Pin Name	I/O	Pin Description
1	LC ₃	O	Line count. Output from the line counter which is used to address the character generator for the line positions on the screen.	40	V _{CC}		+5V power supply
2	LC ₂			39	LA ₀	O	Line attribute codes. These attribute codes have to be decoded externally by the dot/timing logic to generate the horizontal and vertical line combinations for the graphic displays specified by the character attribute codes.
3	LC ₁			38	LA ₁		
4	LC ₀						
5	DRQ	O	DMA request. Output signal to the 8257 DMA controller requesting a DMA cycle.	37	LTEN	O	Light enable. Output signal used to enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at positions specified by attribute codes.
6	DACK	I	DMA acknowledge. Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted.	36	RVV	O	Reverse video. Output signal used to indicate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.
7	HRTC	O	Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low.	35	VSP	O	Video suppression. Output signal used to blank the video signal to the CRT. This output is active: <ul style="list-style-type: none"> — during the horizontal and vertical retrace intervals. — at the top and bottom lines of rows if underline is programmed to be number 8 or greater. — when an end of row or end of screen code is detected. — When a DMA underrun occurs. — at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for character and field attributes) — to create blinking displays as specified by cursor, character attribute, or field attribute programming.
8	VRTC	O	Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low.	34	GPA ₁	O	General purpose attribute codes. Outputs which are enabled by the general purpose field attribute codes.
9	\overline{RD}	I	Read input. A control signal to read registers.	33	GPA ₀		
10	\overline{WR}	I	Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle.	32	HLGT	O	Highlight. Output signal used to intensify the display at particular positions on the screen as specified by the character attribute codes or field attribute codes.
11	LPEN	I	Light pen. Input signal from the CRT system signifying that a light pen signal has been detected.	31	IRQ	O	Interrupt request.
12	DB ₀	I/O	Bi-directional three-state data bus lines. The outputs are enabled during a read of the C or P ports.	30	CCLK	I	Character clock (from dot/timing logic).
13	DB ₁			29	CC ₆	O	Character codes. Output from the row buffers used for character selection in the character generator.
14	DB ₂			28	CC ₅		
15	DB ₃			27	CC ₄		
16	DB ₄			26	CC ₃		
17	DB ₅			25	CC ₂		
18	DB ₆			24	CC ₁		
19	DB ₇			23	CC ₀		
20	Ground		Ground	22	\overline{CS}	I	Chip select. The read and write are enabled by \overline{CS} .
				21	A ₀	I	Port address. A high input on A ₀ selects the "C" port or command registers and a low input selects the "P" port or parameter registers.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

A ₀	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

RD (Read)

A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275.

WR (Write)

A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275.

CS (Chip Select)

A "low" on this input selects the 8275. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and \overline{RD} and \overline{WR} will have no effect on the chip.

DRQ (DMA Request)

A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

DACK (DMA Acknowledge)

A "low" on this input informs the 8275 that a DMA cycle is in progress.

IRQ (Interrupt Request)

A "high" on this output informs the CPU that the 8275 desires interrupt service.




Figure 1. 8275 Block Diagram Showing Data Bus Buffer and Read/Write Functions

A ₀	\overline{RD}	\overline{WR}	\overline{CS}	
0	0	1	0	Write 8275 Parameter
0	1	0	0	Read 8275 Parameter
1	0	1	0	Write 8275 Command
1	1	0	0	Read 8275 Status
X	1	1	0	Three-State
X	X	X	1	Three-state

PRELIMINARY
Notice: This is not a final specification. Some
parametric limits are subject to change.

Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Light Pen Registers

The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA₀₋₁ (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA₀₋₁ (General Purpose Attribute) outputs.

Row Buffers

The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.




Figure 2. 8275 Block Diagram Showing Counter and Register Functions

FIFOs

There are two 16 character FIFOs in the 8275. They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An "End of Screen—Stop DMA" special code will cause the Buffer Input Controller to stop further DMA requests. A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLT output.)

PRELIMINARY
 Notice: This is not a final drawing. Some parametric limits may be subject to change.

SYSTEM OPERATION

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matrix decoding. Dot level timing must be provided by external circuitry.




Figure 3. 8275 Systems Block Diagram Showing Systems Operation

PERIPHERALS

General Systems Operational Description

The 8275 provides a "window" into the microcomputer system memory.

Display characters are retrieved from memory and displayed on a row by row basis. The 8275 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8275 requests DMA to fill the row buffer that is not being used for display. DMA burst length and spacing is programmable. (See Programming Section.)

The 8275 displays character rows one line at a time.

The number of lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8275 provides special Control Codes which can be used to minimize DMA or software overhead. It also provides Visual Attribute Codes to cause special action or symbols on the screen without the use of the character generator (see Visual Attributes Section).

The 8275 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is programmable.

The 8275 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)

The 8275 has a light pen input and registers. The light pen input is used to load the registers. Light pen registers can be read on command. (See Programming Section.)




Figure 4. Display of a Character Row

PRELIMINARY
 Notice: This document is not a final specification. Some limits are subject to change.

Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.

After all the lines of the character row are scanned, the roles of the two row buffers are reversed and the same procedure is followed for the next row.




Figure 5. First Row Buffer Filled

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.




Figure 7. First Buffer Filled with Third Row, Second Row Displayed

This is repeated until all of the character rows are displayed.




Figure 6. Second Buffer Filled, First Row Displayed

MPU PERIPHERALS

PRELIMINARY

Notice: This is not a contract. Some parametric limits may vary without notice.

Display Format

Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.




Figure 8. Screen Format

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.




Figure 9. Blank Alternate Rows Mode

Row Format

The 8275 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line counter is the same as the line number.

In mode 1, the line counter is offset by one from the line number.

Note: In mode 1, while the first line (line number 0) is being displayed, the last count is output by the line counter (see examples).

Line Number		Line Counter Mode 0	Line Counter Mode 1
0	□ □ □ □ □ □ □ □	0000	1111
1	□ □ □ □ ■ □ □ □	0001	0000
2	□ □ □ ■ □ □ □ □	0010	0001
3	□ □ ■ □ □ □ □ □	0011	0010
4	□ ■ □ □ □ □ □ □	0100	0011
5	□ ■ □ □ □ □ □ □	0101	0100
6	□ ■ ■ □ □ □ □ □	0110	0101
7	□ ■ □ □ □ □ □ □	0111	0110
8	□ ■ □ □ □ □ □ □	1000	0111
9	□ ■ □ □ □ □ □ □	1001	1000
10	□ □ □ □ □ □ □ □	1010	1001
11	□ □ □ □ □ □ □ □	1011	1010
12	□ □ □ □ □ □ □ □	1100	1011
13	□ □ □ □ □ □ □ □	1101	1100
14	□ □ □ □ □ □ □ □	1110	1101
15	□ □ □ □ □ □ □ □	1111	1110

Figure 10. Example of a 16-Line Format

Line Number		Line Counter Mode 0	Line Counter Mode 1
0	□ □ □ □ □ □ □ □	0000	1001
1	□ □ □ ■ □ □ □ □	0001	0000
2	□ □ ■ □ □ □ □ □	0010	0001
3	□ ■ □ □ □ □ □ □	0011	0010
4	□ ■ □ □ □ □ □ □	0100	0011
5	□ ■ ■ □ □ □ □ □	0101	0100
6	□ ■ □ □ □ □ □ □	0110	0101
7	□ ■ □ □ □ □ □ □	0111	0110
8	□ □ □ □ □ □ □ □	1000	0111
9	□ □ □ □ □ □ □ □	1001	1000

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final certification. Some
 parametric limits are subject to change.

Underline placement is also programmable (from line *number* 0 to 15). This is independent of the line *counter* mode.

If the line *number* of the underline is greater than 7 (line *number* MSB = 1), then the top and bottom lines will be blanked.

Line Number		Line Counter Mode 0	Line Counter Mode 1
0	□ □ □ □ □ □ □ □	0000	1011
1	□ □ □ □ ■ □ □ □	0001	0000
2	□ □ □ ■ □ □ □ □	0010	0001
3	□ □ ■ □ □ □ □ □	0011	0010
4	□ ■ □ □ □ □ □ □	0100	0011
5	□ ■ □ □ □ □ □ □	0101	0100
6	□ ■ ■ □ □ □ □ □	0110	0101
7	□ ■ □ □ □ □ □ □	0111	0110
8	□ ■ □ □ □ □ □ □	1000	0111
9	□ □ □ □ □ □ □ □	1001	1000
10	■ ■ ■ ■ ■ ■ ■ ■	1010	1001
11	□ □ □ □ □ □ □ □	1011	1010

Top and Bottom
Lines are Blanked

Figure 12. Underline in Line Number 10

If the line *number* of the underline is less than or equal to 7 (line *number* MSB = 0), then the top and bottom lines will not be blanked.

Line Number		Line Counter Mode 0	Line Counter Mode 1
0	□ □ □ ■ □ □ □ □	0000	0111
1	□ □ ■ □ □ □ □ □	0001	0000
2	□ ■ □ □ □ □ □ □	0010	0001
3	□ ■ □ □ □ □ □ □	0011	0010
4	□ ■ ■ □ □ □ □ □	0100	0011
5	□ ■ □ □ □ □ □ □	0101	0100
6	□ ■ □ □ □ □ □ □	0110	0101
7	■ ■ ■ ■ ■ ■ ■ ■	0111	0110

Top and Bottom
Lines are not Blanked

Figure 13. Underline in Line Number 7

If the line *number* of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.

Dot Format

Dot width and character width are dependent upon the external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.




Figure 14. Typical Dot Level Block Diagram

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Raster Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This is constantly repeated.




Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs (LC_{0-3}) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.




Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).




Figure 17. Frame Timing

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.

PRELIMINARY
 Notice: This is not a final product. Some parametric limits are subject to change.

DMA Timing

The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods ± 1). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one *row time* before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the *beginning* of the *next* row. At that time, DMA requests are activated as programmed until the other buffer is filled.

If, for any reason, there is a DMA underrun, a flag in the status word will be set.




Figure 18. DMA Timing

The DMA controller is typically initialized for the next frame at the end of the current frame.

Interrupt Timing

The 8275 can be programmed to generate an interrupt request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the *beginning* of the *last display row*.




Figure 19. Beginning of Interrupt Request

IRQ will go inactive after the status register is read.




Figure 20. End of Interrupt Request

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.

Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set. As a result, the user's cold start routine should write a reset command to the 8275 before system interrupts are enabled.

VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8275 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Visual Attribute or Special Code (MSB = 1).

There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

Character Attribute Codes

Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA₀₋₁), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols.

Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes
















Figure 21. Typical Character Attribute Logic

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Character attributes were designed to produce the following graphics:

CHARACTER ATTRIBUTE CODE "CCCC"	OUTPUTS				SYMBOL	DESCRIPTION	
	LA ₁	LA ₀	VSP	LTEN			
0000	Above Underline	0	0	1	0		Top Left Corner
	Underline	1	0	0	0		
	Below Underline	0	1	0	0		
0001	Above Underline	0	0	1	0		Top Right Corner
	Underline	1	1	0	0		
	Below Underline	0	1	0	0		
0010	Above Underline	0	1	0	0		Bottom Left Corner
	Underline	1	0	0	0		
	Below Underline	0	0	1	0		
0011	Above Underline	0	1	0	0		Bottom Right Corner
	Underline	1	1	0	0		
	Below Underline	0	0	1	0		
0100	Above Underline	0	0	1	0		Top Intersect
	Underline	0	0	0	1		
	Below Underline	0	1	0	0		
0101	Above Underline	0	1	0	0		Right Intersect
	Underline	1	1	0	0		
	Below Underline	0	1	0	0		
0110	Above Underline	0	1	0	0		Left Intersect
	Underline	1	0	0	0		
	Below Underline	0	1	0	0		
0111	Above Underline	0	1	0	0		Bottom Intersect
	Underline	0	0	0	1		
	Below Underline	0	0	1	0		
1000	Above Underline	0	0	1	0		Horizontal Line
	Underline	0	0	0	1		
	Below Underline	0	0	1	0		
1001	Above Underline	0	1	0	0		Vertical Line
	Underline	0	1	0	0		
	Below Underline	0	1	0	0		
1010	Above Underline	0	1	0	0		Crossed Lines
	Underline	0	0	0	1		
	Below Underline	0	1	0	0		
1011	Above Underline	0	0	0	0		Not Recommended *
	Underline	0	0	0	0		
	Below Underline	0	0	0	0		
1100	Above Underline	0	0	1	0		Special Codes
	Underline	0	0	1	0		
	Below Underline	0	0	1	0		
1101	Above Underline						Illegal
	Underline		Undefined				
	Below Underline						
1110	Above Underline						Illegal
	Underline		Undefined				
	Below Underline						
1111	Above Underline						Illegal
	Underline		Undefined				
	Below Underline						

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal.


Blinking is active when B = 1.

Highlight is active when H = 1.

Special Codes

Four special codes are available to help reduce memory, software, or DMA overhead.

Special Control Character



S	S	FUNCTION
0	0	End of Row
0	1	End of Row-Stop DMA
1	0	End of Screen
1	1	End of Screen-Stop DMA

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).

If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.


Field Attributes

The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the code up to, and including, the character which precedes the *next* field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.

There are six field attributes:

1. *Blink* – Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
2. *Highlight* – Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
3. *Reverse Video* – Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
4. *Underline* – Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5,6. *General Purpose* – There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. GPA₀₋₁ are active high outputs.

Field Attribute Code



H = 1 FOR HIGHLIGHTING
 B = 1 FOR BLINKING
 R = 1 FOR REVERSE VIDEO
 U = 1 FOR UNDERLINE
 GG = GPA₁, GPA₀

PRELIMINARY

Notice: This is not a final document. Some parameters and values are subject to change.

The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.




Figure 22. Example of the Visible Field Attribute Mode (Underline Attribute)

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.

When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the *next* character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC₀₋₆). The chosen Visual Attributes are also activated.

Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must *not* immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.




Figure 24. Example of the Invisible Field Attribute Mode (Underline Attribute)




Figure 23. Block Diagram Showing FIFO Activation

Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RRV) and General Purpose (GPA₀₋₁) field attributes. They are not affected by Underline, Blink or High-light field attributes; however, these characteristics can be programmed *individually* for Character Attribute Symbols.

MPJ PERIPHERALS

Cursor Timing

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

1. a blinking underline
2. a blinking reverse video block
3. a non-blinking underline
4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video *cursor* appears in a non-blinking reverse video *field*, the cursor will appear as a normal video block.

If a non-blinking underline *cursor* appears in a non-blinking underline *field*, the cursor will not be visible.

Light Pen Detection

A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.

If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

Device Programming

The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG). It also has a Status Register (SREG). The Command Register can only be written into and the Status Registers can only be read from. They are addressed as follows:

A ₀	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

Instruction Set

The 8275 instruction set consists of 8 commands.

COMMAND	NO. OF PARAMETER BYTES
Reset	4
Start Display	0
Stop Display	0
Read Light Pen	2
Load Cursor	2
Enable Interrupt	0
Disable Interrupt	0
Preset Counters	0

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.

PRELIMINARY
 Notice: This is not a final specification. Some details and limits are subject to change.

1. Reset Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS			
				MSB			LSB
Command	Write	1	Reset Command	0	0	0	0
Parameters	Write	0	Screen Comp Byte 1	S	H	H	H
	Write	0	Screen Comp Byte 2	V	V	R	R
	Write	0	Screen Comp Byte 3	U	U	U	L
	Write	0	Screen Comp Byte 4	M	F	C	Z

Action — After the reset command is written, DMA requests stop, 8275 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter — S Spaced Rows

S	FUNCTIONS
0	Normal Rows
1	Spaced Rows

Parameter — HHHHHH Horizontal Characters/Row

H H H H H H H H	NO. OF CHARACTERS PER ROW
0 0 0 0 0 0 0 0	1
0 0 0 0 0 0 0 1	2
0 0 0 0 0 0 1 0	3
.	.
.	.
1 0 0 1 1 1 1 1	80
1 0 1 0 0 0 0 0	Undefined
.	.
.	.
1 1 1 1 1 1 1 1	Undefined

Parameter — VV Vertical Retrace Row Count

V V	NO. OF ROW COUNTS PER VRTC
0 0	1
0 1	2
1 0	3
1 1	4

Parameter — RRRRRR Vertical Rows/Frame

R R R R R R R	NO. OF ROWS/FRAME
0 0 0 0 0 0 0	1
0 0 0 0 0 0 1	2
0 0 0 0 0 1 0	3
.	.
.	.
1 1 1 1 1 1 1	64

Parameter — UUUU Underline Placement

U U U U	LINE NUMBER OF UNDERLINE
0 0 0 0	1
0 0 0 1	2
0 0 1 0	3
.	.
.	.
1 1 1 1	16

Parameter — LLLL Number of Lines per Character Row

L L L L	NO. OF LINES/ROW
0 0 0 0	1
0 0 0 1	2
0 0 1 0	3
.	.
.	.
1 1 1 1	16

Parameter — M Line Counter Mode

M	LINE COUNTER MODE
0	Mode 0 (Non-Offset)
1	Mode 1 (Offset by 1 Count)

Parameter — F Field Attribute Mode

F	FIELD ATTRIBUTE MODE
0	Transparent
1	Non-Transparent

Parameter — CC Cursor Format

C C	CURSOR FORMAT
0 0	Blinking reverse video block
0 1	Blinking underline
1 0	Nonblinking reverse video block
1 1	Nonblinking underling

Parameter — ZZZZ Horizontal Retrace Count

Z Z Z Z	NO. OF CHARACTER COUNTS PER HRTC
0 0 0 0	2
0 0 0 1	4
0 0 1 0	6
.	.
.	.
1 1 1 1	32

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

2. Start Display Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Start Display	0	0	1	S	S	S	S	B	B
No parameters												

S S S BURST SPACE CODE

S	S	S	NO. OF CHARACTER CLOCKS BETWEEN DMA REQUESTS
0	0	0	0
0	0	1	7
0	1	0	15
0	1	1	23
1	0	0	31
1	0	1	39
1	1	0	47
1	1	1	55

B B BURST COUNT CODE

B	B	NO. OF DMA CYCLES PER BURST
0	0	1
0	1	2
1	0	4
1	1	8

Action — 8275 interrupts are enabled, DMA requests begin, video is enabled, Interrupt Enable and Video Enable status flags are set.

3. Stop Display Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Stop Display	0	1	0	0	0	0	0	0	0
No parameters												

Action — Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to re-enable the display.

4. Read Light Pen Command

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Read Light Pen	0	1	1	0	0	0	0	0	0
Parameters	Read	0	Char. Number	(Char. Position in Row)								
	Read	0	Row Number	(Row Number)								
No parameters												

Action — The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.

5. Load Cursor Position:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Load Cursor	1	0	0	0	0	0	0	0	0
Parameters	Write	0	Char. Number	(Char. Position in Row)								
	Write	0	Row Number	(Row Number)								
No parameters												

Action — The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.

6. Enable Interrupt Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Enable Interrupt	1	0	1	0	0	0	0	0	0
No parameters												

Action — The interrupt enable status flag is set and interrupts are enabled.

7. Disable Interrupt Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Disable Interrupt	1	1	0	0	0	0	0	0	0
No parameters												

Action — Interrupts are disabled and the interrupt enable status flag is reset.

8. Preset Counters Command:

	OPERATION	A ₀	DESCRIPTION	DATA BUS								
				MSB							LSB	
Command	Write	1	Preset Counters	1	1	1	0	0	0	0	0	0
No parameters												

Action — The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

Status Flags

	OPERATION	A ₀	DESCRIPTION	DATA BUS							
				MSB							LSB
Command	Read	1	Status Word	0	IE	IR	LP	IC	VE	OU	FO

- IE** – (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
- IR** – (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
- LP** – This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

- IC** – (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.
- VE** – (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
- DU** – (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.
- FO** – (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.

PRELIMINARY
 Notice: This is a preliminary specification. Some parameters may be subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

T_A = 0°C to 70°C; V_{CC} = 5V ±5%

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5V	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400 μA
I _{IL}	Input Load Current		±10	μA	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V
I _{CC}	V _{CC} Supply Current		160	mA	

CAPACITANCE


T_A = 25°C; V_{CC} = GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
C _{IN}	Input Capacitance		10	pF	f _c = 1 MHz
C _{I/O}	I/O Capacitance		20	pF	Unmeasured pins returned to V _{SS} .

Other Timing:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{CC}	Character Code Output Delay		150	ns	C _L = 50 pF
t _{HR}	Horizontal Retrace Output Delay		150	ns	C _L = 50 pF
t _{LC}	Line Count Output Delay		250	ns	C _L = 50 pF
t _{AT}	Control/Attribute Output Delay		250	ns	C _L = 50 pF
t _{VR}	Vertical Retrace Output Delay		250	ns	C _L = 50 pF
t _{IR}	IRQ↑ from CCLK↓		250	ns	C _L = 50 pF
t _{RI}	IRQ↓ from Rd↑		250	ns	C _L = 50 pF
t _{KQ}	DRQ↑ from CCLK↓		250	ns	C _L = 50 pF
t _{WQ}	DRQ↑ from WR↑		250	ns	C _L = 50 pF
t _{RQ}	DRQ↓ from WR↓		200	ns	C _L = 50 pF
t _{LR}	DACK↓ to WR↓	0		ns	
t _{RL}	WR↑ to DACK↑	0		ns	
t _{PR}	LPEN Rise		50	ns	
t _{PH}	LPEN Hold	100		ns	

Note: Timing measurements are made at the following reference voltages: Output "1" = 2.0V, "0" = 0.8V.

WAVEFORMS

*CCLK IS A MULTIPLE OF THE DOT CLOCK AND AN INPUT TO THE 8275.

Figure 25. Typical Dot Level Timing

PRELIMINARY
 Note: This is not a final specification. Some parameters are subject to change.




Figure 26. Line Timing




Figure 27. Row Timing




Figure 28. Frame Timing

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




Figure 29. Interrupt Timing




Figure 30. DMA Timing

MP3
 PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 5\%$; $\text{GND} = 0\text{V}$

Bus Parameters (Note 1)

Read Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t_{AR}	Address Stable Before READ	0		ns	
t_{RA}	Address Hold Time for READ	0		ns	
t_{RR}	READ Pulse Width	250		ns	
t_{RD}	Data Delay from READ		200	ns	$C_L = 150\text{ pF}$
t_{DF}	READ to Data Floating	20	100	ns	

Write Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t_{AW}	Address Stable Before WRITE	0		ns	
t_{WA}	Address Hold Time for WRITE	0		ns	
t_{WW}	WRITE Pulse Width	250		ns	
t_{DW}	Data Setup Time for WRITE	150		ns	
t_{WD}	Data Hold Time for WRITE	0		ns	

Clock Timing:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t_{CLK}	Clock Period	320		ns	
t_{KH}	Clock High	120		ns	
t_{KL}	Clock Low	120		ns	
t_{KR}	Clock Rise	5	30	ns	
t_{KF}	Clock Fall	5	30	ns	

Note 1: AC timings measured at $V_{OH} = 2.0$, $V_{OL} = 0.8$


Write Timing




Read Timing



Clock Timing



Input Waveforms (For A.C. Tests)



MPU
 PERIPHERALS


8278 PROGRAMMABLE KEYBOARD INTERFACE

- Simultaneous Keyboard and Display Operations
- Interface Signals for Contact and Capacitive Coupled Keyboards
- 128-Key Scanning Logic
- 10.7 msec Matrix Scan Time for 128 Keys and 6 MHz Clock
- 8-Character Keyboard FIFO
- N-Key Rollover with Programmable Error Mode on Multiple New Closures
- 16-Character 7-Segment Display Interface
- Right or Left Entry Display RAM
- Depress/Release Mode Programmable
- Interrupt Output on Key Entry

The Intel® 8278 is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors such as the MDS-80™ and MCS-85™. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun status indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the 8278 provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric displays and simple indicators may be used. The 8278 has a 16X4 display RAM which can be loaded or interrogated by the CPU. Both right entry calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS
RD, WR	READ WRITE STROBES
CS	CHIP SELECT
A ₀	CONTROL/DATA SELECT
RESET	RESET INPUT
X ₁ , X ₂	FREQ. REFERENCE INPUT
	HIGH FREQUENCY OUTPUT
	CLOCK
RL	KEYBOARD RETURN LINE
CLR	CLEAR ERROR
KCL	KEY CLOCK
M ₆ -M ₀	MATRIX SCAN LINES
B ₇ -B ₀	DISPLAY OUTPUTS
ERROR	ERROR SIGNAL
IRQ	INTERRUPT REQUEST
HYS	HYSTERESIS
BP	tone ENABLE

BLOCK DIAGRAM



PIN DESCRIPTION

The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

Signal	Pin No.	Description
D ₀ -D ₇	12-19	Three-state, bi-directional data bus lines used to transfer data and commands between the CPU and the 8278.
\overline{WR}	10	Write strobe which enables the master CPU to write data and commands between the CPU and the 8278.
\overline{RD}	8	Read strobe which enables the master CPU to read data and status from the 8278 internal registers.
\overline{CS}	6	Chip select input used to enable reading and writing to the 8278.
A ₀	9	Address input used by the CPU to indicate control or data.
\overline{RESET}	4	A low signal on this pin resets the 8278.
X ₁ , X ₂	2,3	Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
IRQ	23	Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there is still information in the FIFO or an ERROR has occurred.
M ₀ -M ₆	27-33	Matrix scan outputs. These outputs control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.
RL	1	Input from the multiplexer which indicates whether the key currently being scanned is closed.
\overline{HYS}	22	Hysteresis output to the analog detector. (Capacitive keyboard configuration). A "0" means the key currently being scanned has already been recorded.
KCL	34	Key clock output to the analog detector (capacitive keyboard configuration) used to reset the detector before scanning a key.
SYNC	11	High frequency (400 KHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).
B ₀ -B ₃	35-38	These four lines contain binary coded decimal display information synchronized to the keyboard column scan. The outputs are for multiplexed digital displays.

Signal	Pin No.	Description
ERROR	24	Error signal. This line is high whenever two new key closures are detected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a "1" input on the CLR pin or by the CLEAR ERROR command.
CLR	39	Input used to clear an ERROR condition in the 8278.
BP	21	Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.
V _{CC} , V _{DD}	40,26	+5 volt power input: +5V ± 10%.
GND	20,7	Signal ground.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the \overline{CS} , A₀, \overline{RD} , and \overline{WR} lines to control data flow to and from the various internal registers and buffers (see Table 1). All data flow to and from the 8278 is enabled by \overline{CS} . The 8-bits of information being transferred by the CPU is identified by A₀. A logic one means information is command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Data Bus Buffer (DBB). The DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected ($\overline{CS} = 1$) the DBB is in the high impedance state. The DBB acts as an input when (\overline{RD} , \overline{WR} , \overline{CS}) = (1, 0, 0) and an output when (\overline{RD} , \overline{WR} , \overline{CS}) = (0, 1, 0).

\overline{CS}	A ₀	\overline{WR}	\overline{RD}	Condition
0	0	1	0	Read DBB Data
0	1	1	0	Read STATUS
0	0	0	1	Write Data to DBB
0	1	0	1	Write Command to DBB
1	X	X	X	Disable 8278 Bus is High Impedance

Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M₃-M₆) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M₀-M₂) are used to multiplex the row return lines into the 8278.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 1. System Configuration for Capacitive-Coupled Keyboard

Keyboard Debounce and Control

The 8278 system configuration is shown in Figure 2. The rows of the matrix are scanned and the outputs are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

FIFO and FIFO Status

The 8278 contains an 8X8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the

FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a \overline{RD} with \overline{CS} low and A_0 high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

Display Address Registers and Display RAM

The display Address registers hold the address of the word currently being written or read by the CPU and the 4-bit nibble being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.





Figure 2. System Configuration for Contact Keyboard

MPU PERIPHERALS

8278 COMMANDS

The 8278 operating mode is programmed by the master CPU using the A_0 , \overline{WR} , and D_0 - D_7 inputs as shown below:



The master CPU presents the proper command on the D_0 - D_7 data lines with $A_0=1$ and then sends a \overline{WR} pulse. The command is latched by the 8278 on the rising edge of the \overline{WR} and is decoded internally to set the proper operating mode.

COMMAND SUMMARY

Keyboard/Display Mode Set

CODE	0	0	0	N	E	I	D	K
------	---	---	---	---	---	---	---	---

where the mode set bits are defined as follows:

- K — the keyboard mode select bit
 - 0 — normal key entry mode
 - 1 — special function mode: Entry on key closure and on key release
- D — the display entry mode select bit
 - 0 — left display entry
 - 1 — right display entry
- I — the interrupt request (IRQ) output enable bit.
 - 0 — enable IRQ output
 - 1 — disable IRQ output
- E — the error mode select bit
 - 0 — error on multiple key depression
 - 1 — no error on multiple key depression
- N — the number of display digits select
 - 0 — 16 display digits
 - 1 — 8 display digits

NOTE: The default mode following a RESET input is all bits zero:

0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---

Read FIFO Command

CODE	0	1	0	0	0	0	0	0
------	---	---	---	---	---	---	---	---

Read Display Command

CODE	0	1	1	A_1	A_3	A_2	A_1	A_0
------	---	---	---	-------	-------	-------	-------	-------

Where A_1 indicates Auto Increment and A_3 - A_0 is the address of the next display character to be read out.

- $A_1=1$ AUTO increment
- $A_1=0$ no AUTO increment

Write Display Command

CODE	1	0	0	A_1	A_3	A_2	A_1	A_0
------	---	---	---	-------	-------	-------	-------	-------

Where A_1 indicates Auto Increment and A_3 - A_0 is the address of the next display character to be written.

Clear/Blank Command

CODE	1	0	1	UD	BD	CD	CF	CE
------	---	---	---	----	----	----	----	----


Where the command bits are defined as follows:

- CE = Clear ERROR
- CF = Clear FIFO
- CD = Clear Display RAM to all High
- BD = Blank Display to all High (Display RAM unaffected)
- UD = Unblank Display

The display is cleared and blanked following a Reset.

8278 Status Read

The status register in the 8278 can be read by the master CPU using the A_0 , \overline{RD} , and D_0 - D_7 inputs as shown below:



The 8278 places 8-bits of status information on the D_0 - D_7 lines following (A_0 , \overline{CS} , \overline{RD}) = 1, 0, 0 inputs from the master.

Status Format

S_3	S_2	S_1	S_0	B	KE	IBF	OBF
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0

Where the status bits are defined as follows:

- OBF = Output Buffer Full Flag
- IBF = Input Buffer Full Flag
- KE = Keyboard Error Flag (multiple depression)
- B = BUSY Flag
- S_3 - S_0 = FIFO Status

Status Description

The S_3 - S_0 status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU writes Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCK-OUT signal to the master processor during response to any command or data write from the master.


The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.

FIFO status is used to indicate the number of characters in the FIFO and to indicate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

8278 Data Read


The master CPU can read DATA from the 8278 FIFO or Display buffers by using the A_0 , \overline{RD} , and D_0 - D_7 inputs as follows:



The master sends a \overline{RD} pulse with $A_0=0$ and $\overline{CS}=0$ and the 8278 responds by outputting data on lines D_0 - D_7 . The data is strobed by the trailing edge of \overline{RD} .

Data Read Sequence


Before reading data, the master CPU must send a command to select FIFO or Display data. Following the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA READ sequence is as follows:



After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

8278 Data Write


The master CPU can write DATA to the 8278 Display buffers by using the A_0 , \overline{WR} and D_0 - D_7 inputs as follows:



The master CPU presents the Data on the D_0 - D_7 lines with $A_0=0$ and then sends a \overline{WR} pulse. The data is latched by the 8278 on the rising edge of \overline{WR} .

Data Write Sequence

Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below:



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

INTERFACE CONSIDERATIONS

Scanned Keyboard Mode

With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.




Figure 3. Keyboard Timing

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.

In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Any key entry triggers the TONE output for 10ms.

The HYS and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.





Figure 4. Key Entry and Error Timing

Data Format

In the scanned keyboard mode, the code entered into the FIFO corresponds to the position or address of the switch in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.



Display


Display data is entered into a 16x4 display register and may be entered from the left, from the right or into specific locations in the display register. A new data character is put out on B₀-B₃ each time the M₆-M₃ lines change (i.e., once every 0.75ms with a 6 MHz crystal). Data is blanked during the time the column select lines change by raising the display outputs. Output data is positive true.

Left Entry

The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 is the right-most display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right-most display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end and is lost.



Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.





Figure 5. Display Timing


PRELIMINARY
 Notice: This is a preliminary specification. Some parameters are subject to change.

Auto Increment


In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry — Auto Increment mode has no undesirable side effects and the result is predictable:



In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except that the address sequence is interrupted:



Starting at an arbitrary location operates as shown below:



Entry appears to be from the initial entry point.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin With
 Respect to Ground -0.5V to +7V
 Power Dissipation 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS

Commercial: T_A = 0°C to 70°C; V_{CC} = +5V ± 5%; V_{SS} = 0V


Symbol	Parameter	Min.	Max.	Units	Condition
V _{IL}	Input Low Voltage (All Inputs Except X ₁ , X ₂)	-0.5	0.8	V	
V _{IH1}	Input High Voltage (All Inputs Except X ₁ , X ₂ , RESET)	2.0	V _{CC}	V	
V _{IH2}	RESET High Voltage	3.0	V _{CC}	V	
V _{OL1}	Output Low Voltage (D ₀ -D ₇)		0.45	V	I _{OL} = 2.0mA
V _{OL2}	Output Low Voltage (All Other Outputs)		0.45	V	I _{OL} = 1.6mA
V _{OH1}	Output High Voltage (D ₀ -D ₇)	2.4		V	I _{OH} = -400μA
V _{OH2}	Output High Voltage (All Other Outputs)	2.4		V	I _{OH} = -50μA
I _{IL}	Input Leakage Current (All Inputs Except RESET)		±10	μA	V _{IN} = V _{CC}
I _{OL}	Output Leakage Current (D ₀ -D ₇)		±10	μA	V _{IN} = V _{SS} + 0.45V or V _{IN} = V _{CC}
I _{DD} + I _{CC}	Total Supply Current		135	mA	V _{CC} = 5.5V
I _{DD}	V _{DD} Supply Current		25	mA	V _{CC} = 5.5V
I _{LI}	Low Input Source Current (RESET)		0.2	mA	V _{IL} = 0.8V

8278 CLOCK OPTIONS


MPU PERIPHERALS



1-6 MHz CRYSTAL



40 μh-130 μh INDUCTOR



EXTERNAL CLOCK

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = +5\text{V} \pm 10\%; V_{SS} = 0\text{V}$


Symbol	Parameter	Min.	Max.	Units	Condition
t _{AC}	Address ($\overline{\text{CS}}$, A ₀) Setup to Control ($\overline{\text{RD}}$, $\overline{\text{WR}}$)	0		ns	D ₀ -D ₇ , C _L = 150pF
t _{CA}	Address Hold from Control	0		ns	
t _{CC}	Control Pulse Width	250		ns	
t _{DW}	Data in Setup to $\overline{\text{WR}}$ T.E.	150		ns	
t _{WD}	Data in Hold After $\overline{\text{WR}}$ T.E.	0		ns	
t _{RD}	$\overline{\text{RD}}$ L.E. to Data Out Valid		150	ns	
t _{DF}	$\overline{\text{RD}}$ T.E. to Data Out Float	10	100	ns	
t _{MCY}	Matrix Cycle Time		10.7	ms	With 6MHz Crystal
t _{RV}	Recovery Time Between Reads and/or Writes	1		μs	

WAVEFORMS

Read Operation — Data Bus Buffer Register



Write Operation — Data Bus Buffer Register



MPU PERIPHERALS


8279/8279-5 PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- MCS-85™ Compatible 8279-5
- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce
- Dual 8- or 16-Numerical Display
- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16X8 display RAM which can be organized into dual 16X4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.


PIN CONFIGURATION



PIN NAMES

DB ₀₋₇	I/O	DATA BUS (BI DIRECTIONAL)
CLK	I	CLOCK INPUT
RESET	I	RESET INPUT
CS	I	CHIP SELECT
RD	I	READ INPUT
WR	I	WRITE INPUT
A ₀	I	BUFFER ADDRESS
IRQ	O	INTERRUPT REQUEST OUTPUT
SL ₀₋₃	O	SCAN LINES
RL ₀₋₇	I	RETURN LINES
SHIFT	I	SHIFT INPUT
CNTL/STB	I	CONTROL/STROBE INPUT
OUT A ₀₋₃	O	DISPLAY (A) OUTPUTS
OUT B ₀₋₃	O	DISPLAY (B) OUTPUTS
BD	O	BLANK DISPLAY OUTPUT

LOGIC SYMBOL



MPU PERIPHERALS

HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

No. Of Pins	Designation	Function
8	DB ₀ -DB ₇	Bi-directional data bus. All data and commands between the CPU and the 8279 are transmitted on these lines.
1	CLK	Clock from system used to generate internal timing.
1	RESET	A high signal on this pin resets the 8279. After being reset the 8279 is placed in the following mode: 1) 16 8-bit character display —left entry. 2) Encoded scan keyboard—2 key lockout. Along with this the program clock prescaler is set to 31.
1	\overline{CS}	Chip Select. A low on this pin enables the interface functions to receive or transmit.
1	A ₀	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
2	\overline{RD} , \overline{WR}	Input/Output read and write. These signals enable the data buffers to either send data to the external bus or receive it from the external bus.
1	IRQ	Interrupt Request. In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
2	V _{SS} , V _{CC}	Ground and power supply pins.
4	SL ₀ -SL ₃	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
8	RL ₀ -RL ₇	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.

1 SHIFT The shift input status is stored along with the key position on key closure in the Scanned

No. Of Pins	Designation	Function
-------------	-------------	----------

Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.

1 CNTL/STB For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode.

(Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.

4 OUT A₀-OUT A₃ These two ports are the outputs for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (SL₀-SL₃) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be considered as one 8 bit port.

1 \overline{BD} Blank Display. This output is used to blank the display during digit switching or by a display blanking command.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the \overline{CS} , A₀, \overline{RD} and \overline{WR} lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by \overline{CS} . The character of the information, given or desired by the CPU, is identified by A₀. A logic one means the information is a command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ($\overline{CS} = 1$), the devices are in a high impedance state. The drivers input during $\overline{WR} \bullet \overline{CS}$ and output during $\overline{RD} \bullet \overline{CS}$.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with A₀ = 1 and then sending a \overline{WR} . The command is latched on the rising edge of \overline{WR} .

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

Input Modes

- Scanned Keyboard — with encoded (8 x 8 key keyboard) or decoded (4 x 8 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.


- Scanned Sensor Matrix — with encoded (8 x 8 matrix switches) or decoded (4 x 8 matrix switches) scan lines. Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input — Data on return lines during control line strobe is transferred to FIFO.

Output Modes

- 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit.
- Right entry or left entry display formats.

Other features of the 8279 include:

- Mode programming from the CPU.
- Clock Prescaler
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.



The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a $\div N$ prescaler that can be programmed to yield an internal frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note that when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan lines are active high outputs. In the decoded mode, the scan lines are active low outputs.

Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

FIFO/Sensor RAM and Status

This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and A₀ high. The status logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

SOFTWARE OPERATION

8279 commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with CS low and A₀ high and are loaded to the 8279 on the rising edge of WR.

Keyboard/Display Mode Set

	MSB							LSB
Code:	0	0	0	D	D	K	K	K

Where DD is the Display Mode and KKK is the Keyboard Mode.

DD

- 0 0 8 8-bit character display — Left entry
- 0 1 16 8-bit character display — Left entry*
- 1 0 8 8-bit character display — Right entry
- 1 1 16 8-bit character display — Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

KKK

- 0 0 0 Encoded Scan Keyboard — 2 Key Lockout*
- 0 0 1 Decoded Scan Keyboard — 2-Key Lockout
- 0 1 0 Encoded Scan Keyboard — N-Key Rollover
- 0 1 1 Decoded Scan Keyboard — N-Key Rollover
- 1 0 0 Encoded Scan Sensor Matrix
- 1 0 1 Decoded Scan Sensor Matrix
- 1 1 0 Strobed Input, Encoded Display Scan
- 1 1 1 Strobed Input, Decoded Display Scan

Program Clock

	0	0	1	P	P	P	P	P
--	---	---	---	---	---	---	---	---

All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescaler divides the external clock (pin 3) by a programmable integer. Bits P P P P P determine the value of this integer which ranges from 2 to 31. Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal, P P P P P should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operating frequency.

Read FIFO/Sensor RAM

	0	1	0	A	I	X	A	A	A	
--	---	---	---	---	---	---	---	---	---	--

The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-

*Default after reset.

board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The 8279 will automatically drive the data bus for each subsequent read ($A_0=0$) in the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.

In the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the AI flag is set ($AI=1$), each successive read will be from the subsequent row of the sensor RAM.

Read Display RAM

Code:

0	1	1	AI	A	A	A	A
---	---	---	----	---	---	---	---

The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the AI flag is set ($AI=1$), this row address will be incremented after each following read *or* write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read *or* write address and the sense of the Auto-Increment mode for both operations.

Write Display RAM

Code:

1	0	0	AI	A	A	A	A
---	---	---	----	---	---	---	---

The CPU sets up the 8279 for a write to the Display RAM by first writing this command. After writing the command with $A_0=1$, all subsequent writes with $A_0=0$ will be to the Display RAM. The addressing and Auto-Increment functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

Display Write Inhibit/Blanking

The IW Bits can be used to mask nibble A and nibble B in applications requiring separate 4-bit display ports. By setting the IW flag ($IW=1$) for one of the ports, the port becomes marked so that entries to the Display RAM from the CPU do not affect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed. It is important to note that bit B_0 corresponds to bit D_0 on the CPU bus, and that bit A_3 corresponds to bit D_7 .

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a "blank." This code defaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port.

Clear

The C_D bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:

C_D	C_D	C_D	
0	X	All Zeros (X = Don't Care)	
1	0	AB = Hex 20 (0010 0000)	
1	1	All Ones	

← Enable clear display when = 1 (or by $C_A = 1$)

During the time the Display RAM is being cleared ($\sim 160 \mu s$), it may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically resets.

If the C_F bit is asserted ($C_F=1$), the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.

C_A , the Clear All bit, has the combined effect of C_D and C_F ; it uses the C_D clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

End Interrupt/Error Mode Set

Code:

1	1	1	E	X	X	X	X
---	---	---	---	---	---	---	---

 X = Don't care.

For the sensor matrix modes this command lowers the IRQ line and enables further writing into RAM. (The IRQ line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset).

For the N-key rollover mode — if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when A_0 is high and \overline{CS} and \overline{RD} are low. See Interface Considerations for more detail on status word.

Data Read

Data is read when A_0 , \overline{CS} and \overline{RD} are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of \overline{RD} will cause the address of the RAM being read to be incremented if the Auto-Increment flag is set. FIFO reads always increment (if no error occurs) independent of AI.

Data Write

Data that is written with A_0 , \overline{CS} and \overline{WR} low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. Auto-Incrementing on the rising edge of \overline{WR} occurs if AI set by the latest display command.

PRELIMINARY

Notice: This is not a final specification. Some parametric limits may be subject to change.

INTERFACE CONSIDERATIONS

Scanned Keyboard Mode, 2-Key Lockout

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. Other depressed keys are looked for during the next two scans. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, IRQ will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

Scanned Keyboard — Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N-key mode. If during a single debounce cycle, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with CF = 1.

Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them.


The IRQ line goes high if any sensor value change is detected at the end of a sensor matrix scan. The IRQ line is cleared by the first data read operation if the Auto-

Increment flag is set to zero, or by the End Interrupt command if the Auto-Increment flag is set to one.


Note: Multiple changes in the matrix Addressed by (SL₀-3 = 0) may cause multiple interrupts. (SL₀ = 0 in the Decoded Mode). Reset may cause the 8279 to see multiple changes.

Data Format


In the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines (non-inverted). CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.



In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch position maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.



In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.




Display

Left Entry


Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.



Right Entry


Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.




Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.

Auto Increment


In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:



In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except if the address sequence is interrupted:



Starting at an arbitrary location operates as shown below:



MPL PERIPHERALS

Entry appears to be from the initial entry point.

8/16 Character Display Formats

If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).


G. FIFO Status

FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.


The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.

In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.



APPLICATIONS



*Do not drive the keyboard decoder with the MSB of the scan lines.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Voltage on any Pin with Respect to Ground	-0.5V to +7V
Power Dissipation	.1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

T_A = 0°C to 70°C, V_{SS} = 0V, Note 1

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL1}	Input Low Voltage for Return Lines	-0.5	1.4	V	
V _{IL2}	Input Low Voltage for All Others	-0.5	0.8	V	
V _{IH1}	Input High Voltage for Return Lines	2.2		V	
V _{IH2}	Input High Voltage for All Others	2.0		V	
V _{OL}	Output Low Voltage		0.45	V	Note 2
V _{OH}	Output High Voltage on Interrupt Line	3.5		V	Note 3
I _{IL1}	Input Current on Shift, Control and Return Lines		+10 -100	μA	V _{IN} = V _{CC} V _{IN} = 0V
I _{IL2}	Input Leakage Current on All Others		±10	μA	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V
I _{CC}	Power Supply Current		120	mA	

Notes:

- 8279, V_{CC} = +5V ±5%; 8279-5, V_{CC} = +5V ±10%.
- 8279, I_{OL} = 1.6mA; 8279-5, I_{OL} = 2.2mA.
- 8279, I_{OH} = -100μA; 8279-5, I_{OH} = -400μA.

CAPACITANCE

SYMBOL	TEST	TYP.	MAX.	UNIT	TEST CONDITIONS
C _{in}	Input Capacitance	5	10	pF	V _{in} =V _{CC}
C _{out}	Output Capacitance	10	20	pF	V _{out} =V _{CC}

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{SS} = 0\text{V}$, (Note 1)

Bus Parameters

Read Cycle:

Symbol	Parameter	8279		8279-5		Unit
		Min.	Max.	Min.	Max.	
t_{AR}	Address Stable Before $\overline{\text{READ}}$	50		0		ns
t_{RA}	Address Hold Time for $\overline{\text{READ}}$	5		0		ns
t_{RR}	$\overline{\text{READ}}$ Pulse Width	420		250		ns
$t_{RD}^{[2]}$	Data Delay from $\overline{\text{READ}}$		300		150	ns
$t_{AD}^{[2]}$	Address to Data Valid		450		250	ns
t_{DF}	$\overline{\text{READ}}$ to Data Floating	10	100	10	100	ns
t_{RCY}	Read Cycle Time	1		1		μs

Write Cycle:

Symbol	Parameter	8279		8279-5		Unit
		Min.	Max.	Min.	Max.	
t_{AW}	Address Stable Before $\overline{\text{WRITE}}$	50		0		ns
t_{WA}	Address Hold Time for $\overline{\text{WRITE}}$	20		0		ns
t_{WW}	$\overline{\text{WRITE}}$ Pulse Width	400		250		ns
t_{DW}	Data Set Up Time for $\overline{\text{WRITE}}$	300		150		ns
t_{WD}	Data Hold Time for $\overline{\text{WRITE}}$	40		0		ns

Notes:

- 8279, $V_{CC} = +5\text{V} \pm 5\%$; 8279-5, $V_{CC} = +5\text{V} \pm 10\%$.
- 8279, $C_L = 100\text{pF}$; 8279-5, $C_L = 150\text{pF}$.

Other Timings:


Symbol	Parameter	8279		8279-5		Unit
		Min.	Max.	Min.	Max.	
$t_{\phi W}$	Clock Pulse Width	230		120		nsec
t_{CY}	Clock Period	500		320		nsec

Keyboard Scan Time: 5.1 msec
 Keyboard Debounce Time: 10.3 msec
 Key Scan Time: 80 μsec
 Display Scan Time: 10.3 msec

Digit-on Time: 480 μsec
 Blanking Time: 160 μsec
 Internal Clock Cycle: 10 μsec

MPU
PERIPHERALS


Input Waveforms For A.C. Tests




PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

WAVEFORMS


Read Operation



Write Operation




Clock Input




MPU
 PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

SCAN WAVEFORMS



DISPLAY WAVEFORMS



NOTE: SHOWN IS ENCODED SCAN LEFT ENTRY
 S₂-S₃ ARE NOT SHOWN BUT THEY ARE SIMPLY S₁ DIVIDED BY 2 AND 4


MPU PERIPHERALS

8291 GPIB TALKER/LISTENER


- Designed to Interface Microprocessors (e.g., 8080, 8085, 8086, 8048) to an IEEE Standard 488 Digital Interface Bus
- Programmable Data Transfer Rate
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with Extended Addressing
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local Functions
- Selectable Interrupts
- On-Chip Primary and Secondary Address Recognition
- Automatic Handling of Addressing and Handshake Protocol
- Provision for Software Implementation of Additional Features
- 1 – 8 MHz Clock Range
- 16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.
- Directly Interfaces to External Non-Inverting Transceivers for Connection to the GPIB
- Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/Listener with Primary or Secondary Addressing
- DMA Handshake Provision Allows for Bus Transfers without CPU Intervention
- Trigger Output Pin
- On-Chip EOS (End of Sequence) Message Recognition Facilitates Handling of Multi-Byte Transfers

The 8291 GPIB Talker/Listener is a microprocessor-controlled chip designed to interface microprocessors (e.g., 8048, 8080, 8085, 8086) to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's interface functions except for the controller.

PIN CONFIGURATION



BLOCK DIAGRAM



MPU PERIPHERALS

PIN DESCRIPTION


Symbol	I/O	Pin No.	Function
D ₀ -D ₇	I/O	12-19	Data bus port, to be connected to microprocessor data bus.
RS ₀ -RS ₂	I	21-23	Register select inputs, to be connected to three non-multiplexed microprocessor address bus lines. Select which of the 8 internal read (write) registers will be read from (written into) with the execution of \overline{RD} (\overline{WR}).
\overline{CS}	I	8	Chip select. When low, enables reading from or writing into the register selected by RS ₀ -RS ₂ .
\overline{RD}	I	9	Read strobe. When low, selected register contents are read by the CPU.
\overline{WR}	I	10	Write strobe. When low, data is written into the selected register.
INT (\overline{INT})	O	11	Interrupt request to the microprocessor, set high for request and cleared when the appropriate register is accessed by the CPU. May be software configured to be active low.
DMA REQ	O	6	DMA request, normally low, set high to indicate byte output or byte input, in DMA mode; reset by DMA ACK.
$\overline{DMA ACK}$	I	8	DMA acknowledge. When low, resets DMA REQ and selects data in/data out register for DMA data transfer (actual transfer done by $\overline{RD}/\overline{WR}$ pulse).
TRIG	O	5	Trigger output, normally low; generates a triggering pulse corresponding to the GET command.
CLOCK	I	3	External clock input, used for internal time delays generator. May be any speed in 1-8 MHz range.
RESET	I	4	Reset input. When high, forces the device into an "Idle" (initialization) mode. The device will remain at "Idle" until released by the microprocessor.
$\overline{DIO_1}-\overline{DIO_8}$	I/O	28-35	8-bit GPIB data port, used for bidirectional data byte transfer between 8291 and GPIB via non-inverting external line transceivers.
\overline{DAV}	I/O	36	Data valid; GPIB handshake control line. Indicates the availability and validity of information on the DIO lines.

Symbol	I/O	Pin No.	Function
\overline{NRFD}	I/O	37	Not ready for data; GPIB handshake control line. Indicates the condition of readiness of device(s) connected to the bus to accept data.
\overline{NDAC}	I/O	38	Not data accepted; GPIB handshake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus.
\overline{ATN}	I	26	Attention; GPIB command line. Specifies how data on DIO lines are to be interpreted.
\overline{IFC}	I	24	Interface clear; GPIB command line. Places the interface functions in a known quiescent state.
\overline{SRQ}	O	27	Service request; GPIB command line. Indicates the need for attention and requests an interruption of the current sequence of events on the GPIB.
\overline{REN}	I	25	Remote enable; GPIB command line. Selects (in conjunction with other messages) remote or local control of the device.
\overline{EOI}	I/O	39	End or identify; GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence.
T/R1	O	1	External transceivers control line. Set high to indicate output data/signals on the DIO ₁ -DIO ₈ and DAV lines and input signals on the NRFD and NDAC lines (active source handshake). Set low to indicate input data/signals on the DIO ₁ -DIO ₈ and DAV lines and output signals on the NRFD and NDAC lines (active acceptor handshake).
T/R2	O	2	External transceivers control line. Set high to indicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll.
VCC	P.S.	40	Positive power supply (5V ± 10%).
GND	P.S.	20	Potential ground circuit.

Note: all signals on the 8291 pins are specified with positive logic. However, IEEE 488 specifies negative logic on its 16 signal lines.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limitations may vary.

8291 SYSTEM DIAGRAM



PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

THE GENERAL PURPOSE INTERFACE BUS (GPIB)

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1975 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 1 provides the bus structure for quick reference. Also, Tables 1 and 2 reference the interface state mnemonics and the interface messages respectively. Modified state diagrams for the 8291 are presented in Appendix A.

GENERAL DESCRIPTION

The 8291 is a microprocessor controlled device designed to interface microprocessors e.g., 8048, 8080, 8085, 8086 to the GPIB. It implements all of the interface functions defined in the IEEE 488 Standard. If an implementation of the Standard's Controller function is desired, it can be connected with an Intel® 8292 to form a complete interface.

The 8291 handles communication between a microprocessor controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling schemes. In most procedures, it does not disturb the microprocessor unless a byte is waiting on input or a byte sent on output (output buffer empty).

The 8291 architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and write registers is for direct data transfers. The rest of the write registers control the various features of the chip, while the rest of the read registers provide the microprocessor with a monitor of GPIB states, various bus conditions, and device conditions.




Figure 1. Interface Capabilities and Bus Structure.

GPIB Addressing

Each device connected to the GPIB must have at least one address whereby the controller device in charge of the bus can configure it to talk, listen, or send status. An 8291 implementation of the GPIB offers the user three addressing modes from which the device can be initialized for each application. The first of these modes allows for the device to have two separate primary addresses. The

second mode allows the user to implement a single talker/listener with a two byte address (primary address + secondary address). The third mode again allows for two distinct addresses but in this instance, they can each have a two-byte address. However, this mode requires that the secondary addresses be passed to the microprocessor for verification. These three addressing schemes are described in more detail in the discussion of the Address registers.

TABLE 1.
IEEE 488 INTERFACE STATE MNEMONICS

Mnemonic	State Represented	Mnemonic	State Represented
ACDS	Accept Data State	PACS	Parallel Poll Addressed to Configure State
ACRS	Acceptor Ready State	PPAS	Parallel Poll Active State
AIDS	Acceptor Idle State	PPIS	Parallel Poll Idle State
ANRS	Acceptor Not Ready State	PPSS	Parallel Poll Standby State
APRS	Affirmative Poll Response State	PUCS	Parallel Poll Unaddressed to Configure State
AWNS	Acceptor Wait for New Cycle State	REMS	Remote State
CACS	Controller Active State	RWLS	Remote With Lockout State
CADS	Controller Addressed State	SACS	System Control Active State
CAWS	Controller Active Wait State	SDYS	Source Delay State
CIDS	Controller Idle State	SGNS	Source Generate State
CPPS	Controller Parallel Poll State	SIAS	System Control Interface Clear Active State
CPWS	Controller Parallel Poll Wait State	SIDS	Source Idle State
CSBS	Controller Standby State	SIIS	System Control Interface Clear Idle State
CSNS	Controller Service Not Requested State	SINS	System Control Interface Clear Not Active State
CSRS	Controller Service Requested State	SIWS	Source Idle Wait State
CSWS	Controller Synchronous Wait State	SNAS	System Control Not Active State
CTRS	Controller Transfer State	SPAS	Serial Poll Active State
DCAS	Device Clear Active State	SPIIS	Serial Poll Idle State
DCIS	Device Clear Idle State	SPMS	Serial Poll Mode State
DTAS	Device Trigger Active State	SRAS	System Control Remote Enable Active State
DTIS	Device Trigger Idle State	SRIS	System Control Remote Enable Idle State
LACS	Listener Active State	SRNS	System Control Remote Enable Not Active State
LADS	Listener Addressed State	SRQS	Service Request State
LIDS	Listener Idle State	STRS	Source Transfer State
LOCS	Local State	SWNS	Source Wait for New Cycle State
LPAS	Listener Primary Addressed State	TACS	Talker Active State
LPIS	Listener Primary Idle State	TADS	Talker Addressed State
LWLS	Local With Lockout State	TIDS	Talker Idle State
NPRS	Negative Poll Response State	TPIS	Talker Primary Idle State

----- The Controller function is implemented on the Intel® 8292.

TABLE 2.
IEEE 488 INTERFACE MESSAGE REFERENCE LIST

Mnemonic	Message	Interface Function(s)
LOCAL MESSAGES RECEIVED (By Interface Functions)		
*gts	go to standby	C
ist	individual status	PP
lon	listen only	L, LE
lpe	local poll enable	PP
nba	new byte available	SH
pon	power on	SH,AH,T,TE,L,LE,SR,RL,PP,C
rdy	ready	AH
*rpp	request parallel poll	C
*rsc	request system control	C
rsv	request service	SR
rtl	return to local	RL
*sic	send interface clear	C
*sre	send remote enable	C
*tca	take control asynchronously	C
*tcs	take control synchronously	AH, C
ton	talk only	T, TE
REMOTE MESSAGES RECEIVED		
ATN	Attention	SH,AH,T,TE,L,LE,PP,C
DAB	Data Byte	(Via L, LE)
DAC	Data Accepted	SH
DAV	Data Valid	AH
DCL	Device Clear	DC
END	End	(via L, LE)
GET	Group Execute Trigger	DT
GTL	Go to Local	RL
IDY	Identify	L,LE,PP
IFC	Interface Clear	T,TE,L,LE,C
LLO	Local Lockout	RL
MLA	My Listen Address	L,LE,RL,T,TE
MSA	My Secondary Address	TE,LE,RL
MTA	My Talk Address	T,TE,L,LE
OSA	Other Secondary Address	TE
OTA	Other Talk Address	T, TE
PCG	Primary Command Group	TE,LE,PP
† PPC	Parallel Poll Configure	PP
† [PPD]	Parallel Poll Disable	PP
† [PPE]	Parallel Poll Enable	PP
* PPR _N	Parallel Poll Response N	(via C)
† PPU	Parallel Poll Unconfigure	PP
REN	Remote Enable	RL
RFD	Ready for Data	SH
RQS	Request Service	(via L, LE)
[SDC]	Select Device Clear	DC
SPD	Serial Poll Disable	T, TE
SPE	Serial Poll Enable	T, TE
* SQR	Service Request	(via C)
STB	Status Byte	(via L, LE)
* TCT or [TCT]	Take Control	C
UNL	Unlisten	L, LE

*These messages are handled only by Intel's 8292.

†Undefined commands which may be passed to the microprocessor.

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

TABLE 2. (Cont'd)
IEEE 488 INTERFACE MESSAGE REFERENCE LIST

Mnemonic	Message	** Interface Function(s)
REMOTE MESSAGES SENT		
ATN	Attention	C
DAB	Data Byte	(via T, TE)
DAC	Data Accepted	AH
DAV	Data Valid	SH
DCL	Device Clear	(via C)
END	End	(via T)
GET	Group Execute Trigger	(via C)
GTL	Go to Local	(via C)
IDY	Identify	C
IFC	Interface Clear	C
LLO	Local Lockout	(via C)
MLA or [MLA]	My Listen Address	(via C)
MSA or [MSA]	My Secondary Address	(via C)
MTA or [MTA]	My Talk Address	(via C)
OSA	Other Secondary Address	(via C)
OTA	Other Talk Address	(via C)
PCG	Primary Command Group	(via C)
PPC	Parallel Poll Configure	(via C)
[PPD]	Parallel Poll Disable	(via C)
[PPE]	Parallel Poll Enable	(via C)
PPRN	Parallel Poll Response N	PP
PPU	Parallel Poll Unconfigure	(via C)
REN	Remote Enable	C
RFD	Ready for Data	AH
RQS	Request Service	T, TE
[SDC]	Selected Device Clear	(via C)
SPD	Serial Poll Disable	(via C)
SPE	Serial Poll Enable	(via C)
SRQ	Service Request	SR
STB	Status Byte	(via T, TE)
TCT	Take Control	(via C)
UNL	Unlisten	(via C)

**All Controller messages must be sent via Intel's 8292.

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

8291 Registers

A bit-by-bit map of the 16 registers on the 8291 is presented in Table 3. A more detailed explanation of each of these registers and their functions follows. The access of these registers by the microprocessor is accomplished by using the \overline{CS} , \overline{RD} , \overline{WR} , and RS_0 - RS_2 pins.

Register	\overline{CS}	\overline{RD}	\overline{WR}	RS_0 - RS_2
All Read Registers	0	0	1	CCC
All Write Registers	0	1	0	CCC
Don't Care	1	X	X	XXX

TABLE 3. 8291 REGISTERS

READ REGISTERS								REGISTER SELECT CODE			WRITE REGISTERS							
								RS2	RS1	RS0								
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	0	0	0	DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0
DATA IN								DATA OUT										
CPT	APT	GET	END	DEC	ERR	BO	BI	0	0	1	CPT	APT	GET	END	DEC	ERR	BO	BI
INTERRUPT STATUS 1								INTERRUPT MASK 1										
INT	SPAS	LL0	REM	SPASC	LLOC	REMC	ADSC	0	1	0	0	0	DMA0	DMA1	SPASC	LLOC	REMC	ADSC
INTERRUPT STATUS 2								INTERRUPT MASK 2										
S8	SRQS	S6	S5	S4	S3	S2	S1	0	1	1	S8	rsv	S6	S5	S4	S3	S2	S1
SERIAL POLL STATUS								SERIAL POLL MODE										
ton	lon	EOI	LPAS	TPAS	LA	TA	MJMN	1	0	0	TO	LO	0	0	0	0	ADM1	ADM0
ADDRESS STATUS								ADDRESS MODE										
CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0	1	0	1	CNT2	CNT1	CNT0	COM4	COM3	COM2	COM1	COM0
COMMAND PASS THROUGH								AUX MODE										
X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0	1	1	0	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
ADDRESS 0								ADDRESS 0/1										
X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1	1	1	1	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
ADDRESS 1								EOS										

Data Registers

DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0
-----	-----	-----	-----	-----	-----	-----	-----

DATA-IN REGISTER (0R)

DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0
-----	-----	-----	-----	-----	-----	-----	-----

DATA-OUT REGISTER (0W)

The data-in register is used to move data from the GPIB to the microprocessor or to memory when the 8291 is

addressed to listen. Incoming information is separately latched by this register, and its contents are not destroyed by a write to the data-out register. The RFD (Ready for Data) message is held false until the byte is removed from the data in register, either by the microprocessor or by DMA. The 8291 then completes the handshake automatically. In RFD/DAV holdoff mode (see Auxiliary Register A), the handshake is not finished until a command is sent telling the 8291 to release the holdoff. In this way, the same byte may be read several times, or an over anxious talker may be held off until all available data has been processed.

PRELIMINARY

Notice: This document is preliminary. Some parameters and specifications are subject to change.

When the 8291 is addressed to talk, it uses the data-out register to move data onto the GPIB. Upon a write to this register, the 8291 initiates and completes the handshake while sending the byte out over the bus. When the

RFD/DAV holdoff mode is in effect, data is held until the release command is issued. Also, a read of the data-in register does not destroy the information in the data-out register.

Interrupt Registers

CPT	APT	GET	END	DEC	ERR	BO	BI
-----	-----	-----	-----	-----	-----	----	----

INTERRUPT STATUS 1 (1R)

CPT	APT	GET	END	DEC	ERR	BO	BI
-----	-----	-----	-----	-----	-----	----	----

INTERRUPT MASK 1 (1W)

INT	SPAS	LLO	REM	SPASC	LLOC	REMC	ADSC
-----	------	-----	-----	-------	------	------	------

INTERRUPT STATUS 2 (2R)

0	0	DMAO	DMAI	SPASC	LLOC	REMC	ADSC
---	---	------	------	-------	------	------	------

INTERRUPT MASK 2 (2W)

The 8291 can be configured to generate an interrupt to the microprocessor upon the occurrence of any of 12 conditions or events on the GPIB. Upon receipt of an interrupt, the microprocessor must read the Interrupt Status registers to determine which event has occurred, and then execute the appropriate service routine (if necessary). Each of the 12 interrupt status bits has a matching mask bit in the interrupt mask registers. These mask bits are used to select the events that will cause the INT pin to be asserted. Writing a logic "1" into any of these bits enables the corresponding interrupt status bits to

generate an interrupt. Bits in the Interrupt Status registers are set regardless of the states of the mask bits. The Interrupt Status registers are then cleared upon being read or when a local pon (power-on) message is executed. If an event occurs while one of the Interrupt Status registers is being read, the event is typically held until after its register is cleared and then placed in the register. The mnemonics for each of the bits in these registers and a brief description of their respective functions appears in Table 4. This table also indicates how each of the interrupt bits is set.

TABLE 4. Interrupt Bits

<p>Indicates Undefined Commands Set by (TPAS + LPAS)•SCG•ACDS•MODE 3</p> <p style="padding-left: 40px;">Set by DTAS</p> <p style="padding-left: 40px;">Set by (EOS + EOI)•LACS</p> <p style="padding-left: 40px;">Set by DCAS</p> <p style="padding-left: 40px;">Set by TACS•nba•DAC•RFD</p> <p style="padding-left: 40px;">TACS•(SWNS + SGNS)</p> <p style="padding-left: 40px;">Set by LACS•ACDS</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center;">CPT</td></tr> <tr><td style="text-align: center;">APT</td></tr> <tr><td style="text-align: center;">GET</td></tr> <tr><td style="text-align: center;">END</td></tr> <tr><td style="text-align: center;">DEC</td></tr> <tr><td style="text-align: center;">ERR</td></tr> <tr><td style="text-align: center;">BO</td></tr> <tr><td style="text-align: center;">BI</td></tr> </table>	CPT	APT	GET	END	DEC	ERR	BO	BI	<p>An undefined command has been received.</p> <p>A secondary address must be passed through to the microprocessor for recognition.</p> <p>A group execute trigger has occurred.</p> <p>An EOS or EOI message has been received.</p> <p>Device Clear Active State has occurred.</p> <p>Interface error has occurred; no listeners are active.</p> <p>A byte has been output.</p> <p>A byte has been input.</p>
CPT										
APT										
GET										
END										
DEC										
ERR										
BO										
BI										
<p>Shows status of the INT pin</p> <p>The device has been enabled for a serial poll</p> <p>The device is in local lock out state. (LWLS+RWLS)</p> <p>The device is in a remote state. (REMS+RWLS)</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center;">INT</td></tr> <tr><td style="text-align: center;">SPAS</td></tr> <tr><td style="text-align: center;">LLO</td></tr> <tr><td style="text-align: center;">REM</td></tr> </table>	INT	SPAS	LLO	REM	<p>These are status only. They will <u>not</u> generate interrupts, nor do they have corresponding mask bits.</p>				
INT										
SPAS										
LLO										
REM										
<p style="padding-left: 40px;">SPAS → SPAS</p> <p style="padding-left: 40px;">LLO → NO LLO</p> <p style="padding-left: 40px;">Remote → Local</p> <p style="padding-left: 40px;">Addressed → Unaddressed</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="text-align: center;">SPASC</td></tr> <tr><td style="text-align: center;">LLOC</td></tr> <tr><td style="text-align: center;">RLC</td></tr> <tr><td style="text-align: center;">ADSC</td></tr> </table>	SPASC	LLOC	RLC	ADSC	<p>Serial Poll Active State change interrupt</p> <p>Local lock out change interrupt.</p> <p>Remote/Local change interrupt.</p> <p>Address status change interrupt.*</p>				
SPASC										
LLOC										
RLC										
ADSC										

*In ton (talk-only) and lon (listen-only) modes, no ADSC interrupt is generated.

MPU PERIPHERALS

The BO and BI interrupts enable the user to perform data transfer cycles. BO indicates that a byte has been sent to the GPIB and a new data byte may be written into the Data Out register. It is set by the occurrence of TACS • (SWNS + SGNS). Hence, it is reset when a data byte is written into the Data Out register, when ATN is asserted on the GPIB, or when the device stops being addressed to talk. Similarly, BI is set when an input byte is accepted into the 8291 and reset when the microprocessor reads the Data In register. BO and BI are also reset by pon (power-on local message) and by a read of the Interrupt Status 1 register. However, if it is so desired, data transfer cycles may be performed without reading the Interrupt Status 1 register if all interrupts except for BO or BI are masked; BO and BI will automatically reset after each byte is transferred.

If the 8291 is used without DMA, the BO and BI interrupts may be enabled through the DMA REQ pin. The DMAO and DMAI bits in the Interrupt Mask 2 register would be the corresponding mask bits for this feature. Thus, implementing this feature, with BO and BI masked from the INT pin, allows for servicing of these interrupts without reading the Interrupt Status registers.

The ERR bit is set to indicate the bus error condition where the 8291 is an active talker, tries sending a byte to the GPIB, but there are no active listeners (e.g., all devices on the GPIB are in AIDS). The logical equivalent of (nba • TACS • DAC • RFD) will set this bit.

The DEC bit is set whenever DCAS has occurred. The user must define a known state to which all device functions will return in DCAS. Typically this state will be a power-on state. However, the state of the device functions at DCAS is at the designer's discretion. It should be noted that DCAS has no effect on the interface functions which are returned to a known state by the IFC (interface clear) message or the pon local message.

The End Interrupt bit may be used by the microprocessor to detect that a multi-byte transfer has been completed. The bit will be set when the 8291 is an active listener (LACS) and either EOS or EOI is received. EOS will generate an interrupt when the byte in the Data In register matches the byte in the EOS register. Otherwise the interrupt will be generated when a true input is detected at the EOI pin of the 8291.

The GET interrupt bit is used by the microprocessor to detect that DTAS has occurred. It is set by the 8291 when the GET message is received while it is addressed to listen. The TRIG output pin of the 8291 is also asserted when the GET message is received. Thus, the basic operation of the device may be started without involving the microprocessor.

The APT interrupt bit indicates to the processor that a secondary address is available in the CPT register for validation. This interrupt will only occur if Mode 3 addressing is in effect. (Refer to the section on addressing.) In Mode 2, secondary addresses will be recognized on the 8291. They will be ignored in Mode 1.

The CPT interrupt bit flags the occurrence of an undefined command and of all secondary commands following an undefined command. The Command pass through feature is enabled by the BO bit of Auxiliary register B.

$$\text{UDC} = [\text{UCG} + \text{ACG}(\text{TADS} \cdot \overline{\text{PPC}} + \text{LADS} \cdot \overline{\text{TCT}})] \cdot \text{undefined} \cdot \text{BO}$$

where:

ACG — Addressed Command Group
UCG — Universal Command Group
SCG — Secondary Command Group

Any message not decoded by the 8291 (not included in the state diagrams in Appendix B) becomes an undefined command. Note from the logic equation that any addressed command is automatically ignored when the 8291 is not addressed.

Undefined commands are read by the CPU from the Command Pass Through Register of the 8291. Until this register is read, the 8291 will hold off the handshake (only if the CPT feature is enabled).

An especially useful feature of the 8291 is its ability to generate interrupts from state transitions in the interface functions. In particular, the lower 4 bits of the Interrupt Status 2 register, if enabled by the corresponding mask bits, will cause an interrupt upon changes in the following states as defined in IEEE 488:

Bit 0	ADSC	change in LIDS or TIDS or MJMN
Bit 1	RLC	change in LOCS or REMS
Bit 2	LLOC	change in LWLS or RWLS
Bit 3	SPASC	change in SPAS

The upper 4 bits of the Interrupt Status 2 register are available to the processor as status bits. Thus, if one of the bits 1-3 generates an interrupt indicating a state change has taken place, the corresponding status bit (bits 5-7) may be read to determine what the new state is. To determine the nature of a change in addressed status (bit 0) the Address Status Register is available to be read. And finally, bit 7 monitors the state of the 8291 INT pin. Logically, it is an OR of all unmasked interrupt status bits. One should note that bits 4-7 of the Interrupt Status 2 Register do not generate interrupts, but are available only to be read as status bits by the processor.

Bits 4 and 5 (DMAI, DMAO) of the Interrupt Mask 2 Register are available to enable direct data transfers between memory and the GPIB, DMAI (DMA in) enables the DMA REQ (DMA request) pin of the 8291 to be asserted upon the occurrence of BI. Similarly, DMAO (DMA out) enables the DMA REQ pin to be asserted upon the occurrence of BO. One might note that the DMA REQ pin may be used as a second interrupt output pin, monitoring BI and/or BO and masked by DMAI and DMAO. One should note that the DMA REQ pin is not affected by a read of the Interrupt Status 1 Register. It is reset whenever a byte is written to the Data Out Register or read from the Data In Register.

To ensure that an interrupt status bit will not be cleared without being read, and will not remain uncleared after being read, the 8291 implements a special interrupt

handling procedures. When an unmasked interrupt bit is set in either of the Interrupt Status Registers, the input of the registers are blocked until the set bit is read and reset by the microprocessor. Thus, potential problems arise when interrupt status changes while the register is being blocked. However, the 8291 stores all new interrupts in a temporary register and transfers them to the appropriate interrupt Status Register after the interrupt

has been reset. In the Interrupt Status 1 Register and in ADSC bit, this transfer takes place only if the corresponding bits were read as zeroes. For the other status change bits in the Interrupt Status 2 Register, the transfer will always take place. However, even number of changes in these status bits during blocking time will cause no interrupt.

Serial Poll Registers

S8	SRQS	S6	S5	S4	S3	S2	S1
----	------	----	----	----	----	----	----

SERIAL POLL STATUS (3R)

The Serial Poll Mode Register is used to establish the status byte that the 8291 sends out on the GPIB data lines when it receives the SPE (Serial Poll Enable) message. Bit 6 of this register is reserved for the rsv (request service) local message. Setting this bit to 1 causes the 8291 to assert its SRQ line, indicating its need for attention from the controller-in-charge of the GPIB. When service has been granted, the bit should be cleared by the microprocessor. The other bits of this register are available for sending status information over the GPIB. Sometime after the microprocessor initiates a request for service by setting bit 6, the controller of the GPIB sends the SPE message and then addresses the 8291 to

S8	rsv	S6	S5	S4	S3	S2	S1
----	-----	----	----	----	----	----	----

SERIAL POLL MODE (3W)

talk. At this point, one byte of status is returned by the 8291 via the Serial Poll Mode Register.

The Serial Poll Status Register is available for reading the status byte in the Serial Poll Mode Register. The processor may check the status of a request for service by polling bit 6 of this register, which corresponds to SRQS (Service Request State). When a Serial Poll is conducted and the controller-in-charge reads the status byte, the SRQS bit is cleared. The SRQ line is tied to this bit, so that a request for service is terminated when the 8291's status byte is read. The rsv bit of the Serial Poll Mode Register must then be cleared by the microprocessor.

Address Registers

ton	lon	EOI	LPAS	TPAS	LA	TA	MJMN
-----	-----	-----	------	------	----	----	------

ADDRESS STATUS (4R)

X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
---	-----	-----	-------	-------	-------	-------	-------

ADDRESS 0 (6R)

X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1
---	-----	-----	-------	-------	-------	-------	-------

ADDRESS 1 (7R)

The Address Mode Register is used to select one of the five modes of addressing available on the 8291. It determines the way in which the 8291 uses the information in the Address 0 and Address 1 registers:

—In Mode 1, the contents of the Address 0 Register constitute the "Major" talker/listener address while the Address 1 Register represents the "Minor" talker/listener address. In applications where only one address is needed, the major talker/listener is used, and the minor talker/listener should be disabled. Loading an address via the Address 0/1 Register into Address Registers 0 and 1 enables the major and minor talker/listener functions respectively.

—In Mode 2 the 8291 recognizes two sequential address bytes: a primary followed by a secondary. Both address bytes must be received in order to enable the device to talk or listen. In this manner, Mode 2 addressing implements the extended talker and listener functions as defined in IEEE 488.

TO	LO	0	0	0	0	ADM1	ADM0
----	----	---	---	---	---	------	------

ADDRESS MODE (4W)

ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
-----	----	----	-----	-----	-----	-----	-----

ADDRESS 0/1 (6W)

To use Mode 2 addressing the primary address must be loaded into the Address 0 Register, and the Secondary address is placed in the Address 1 Register. With both primary and secondary addresses residing on chip, the 8291 can handle all addressing sequences without processor intervention.

—In Mode 3, the 8291 handles addressing just as it does in Mode 1, except that each Major or Minor primary address must be followed by a secondary address. All secondary addresses must be verified by the microprocessor when Mode 3 is used. When the 8291 is in TPAS or LPAS (talker/listener primary addresses state), and it does not recognize the byte on the DIO lines, an APT interrupt is generated (see section on Interrupt Registers) and the byte is available in the CPT (Command Pass-Through) Register. As part of its interrupt service routine, the microprocessor must read the CPT Register and write one of the following responses to the Auxiliary Mode Register:

- 07H implies a non-valid secondary address
- 0FH implies a valid secondary address

Setting the "ton" bit generates the local ton (talk-only) message and sets the 8291 to a talk-only mode. This mode allows the device to operate as a talker in an interface system without a controller.

Setting the "lon" bit generates the local lon (listen-only) message and sets the 8291 to a listen-only mode. This mode allows the device to operate as a listener in an interface system without a controller.

The mode of addressing implemented by the 8291 may be selected by writing one of the following bytes to the Address Mode Register:

Register Contents	Mode
10000000	Enable talk only mode (ton)
01000000	Enable listen only mode (lon)
11000000	The 8291 may talk to itself
00000001	Mode 1, (Primary-Primary)
00000010	Mode 2 (Primary-Secondary)
00000011	Mode 3 (Primary/APT-Primary/APT)

The Address Status Register contains information used by the microprocessor to handle its own addressing. This information includes status bits that monitor the address state of each talker/listener, "ton" and "lon" flags which indicate the talk only and listen only states, and an EOI bit which, when set, signifies that the END message came with the last data byte. LPAS and TPAS indicate that the listener or talker primary address has been received. The microprocessor can then use these bits when the secondary address is passed through to determine whether the 8291 is addressed to talk or listen. The LA (listener addressed) bit will be set when the 8291 is in LACS (Listener Active State) or in LADS (Listener Addressed State). Similarly, the TA (Talker Addressed bit will be set to indicate TACS or TADS, but also to indicate SPAS (Serial Poll Active State). The MJMN bit is used to determine whether the information in the other bits applies to the Major or Minor talker/listener. It is set to "1" when the Minor talker/listener is addressed. It should be noted that only one talker/listener may be active at any one time. Thus, the MJMN bit will indicate which, if either, of the talker/listeners is addressed or active.

The Address 0/1 Register is used for specifying the device's addresses according to the format selected in the Address Mode Register. Five bit addresses may be loaded into the Address 0 and Address 1 registers by writing into the Address 0/1 Register. The ARS bit is used to select which of these registers the other seven bits will be loaded into. The DT and DL bits may be used to disable the talker or listener function at the address signified by the other five bits. When Mode 1 addressing is used and only one primary address is desired, both the talker and the listener should be disabled at the Minor address.

As an example of how the Address 0/1 Register might be used, consider an example where two primary addresses are needed in the device. The Major primary address will be selectable only as a talker and the Minor primary address will be selectable only as a listener. This configuration of the 8291 is formed by the following sequence of writes by the microprocessor:

Operation	CS	RD	WR	Data	RS2-R50
1. Select addressing Mode 1	0	1	0	00000001	100
2. Load major address into Address 0 Register with listener function disabled.	0	1	0	001AAAAA	110
3. Load minor address into Address 1 Register with talker function disabled.	0	1	0	110BBBBB	110

At this point, the addresses AAAAA and BBBBB are stored in the Address 0 and Address 1 registers respectively, and are available to be read by the microprocessor. Thus, it is not necessary to store any address information elsewhere. Also, with the information stored in the Address 0 and Address 1 registers, processor intervention is not required to recognize addressing by the controller. Only in Mode 3, where secondary addresses are passed through, must the processor intervene in the addressing sequence.

Command Pass Through Register

CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0
------	------	------	------	------	------	------	------

COMMAND PASS THROUGH (5R)


The Command Pass Through Register is used to transfer undefined 8-bit remote message codes from the GPIB to the microprocessor. When the CPT feature is enabled (bit B0 in Auxiliary Register B), any message not decoded by the 8291 becomes an undefined command. When Mode 3 addressing is used secondary addresses are also passed through the CPT Register. In either case, the 8291 will holdoff the handshake until the microprocessor reads this register and issues the VSCMD auxiliary command.

The CPT and APT interrupts flag the availability of undefined commands and secondary addresses in the CPT Register. The details of these interrupts are explained in the section on Interrupt Registers.

An added feature of the 8291 is its ability to handle undefined secondary commands following undefined primaries. Thus, the number of available commands for user definition or future IEEE 488 definition is significantly increased; one undefined primary command followed by a sequence of as many as 32 secondary commands can be processed. However, it is recommended that users do not define their own commands since such definition would violate IEEE 488.

The recommended use of the 8291's undefined command capabilities is for a controller-configured Parallel Poll. The PPC message is an undefined primary command typically followed by PPE, an undefined secondary command. For details on this procedure, refer to the section on Parallel Poll Protocol.

Auxiliary Mode Register



AUX MODE (5W)

CNT0—2:CONTROL BITS
COM0—:COMMAND BITS

The Auxiliary Mode Register contains a three-bit control field and a five-bit command field. It is used for several purposes on the 8291:

1. To load "hidden" auxiliary registers on the 8291.
2. To issue commands from the microprocessor to the 8291.
3. To preset an internal counter used to generate T1, delay in the Source Handshake function, as defined in IEEE 488.

Table 4 summarizes how these tasks are performed with the Auxiliary Mode Register. Note that the three control bits determine how the five command bits are interpreted.

TABLE 4

CODE		COMMAND
CONTROL BITS	COMMAND BITS	
000	0CCCC	Execute auxiliary command CCCC
001	0FFFF	Preset internal counter to match external clock frequency of FFFF MHZ (FFFF - binary representation of 1 to 8 MHz)
100	DDDDD	Write DDDDD into auxiliary register A
101	0DDDD	Write DDDD into auxiliary register B
011	USP ₃ P ₂ P ₁	Configure/unconfigure parallel poll SP ₃ P ₂ P ₁ as defined in Std. 488. (Configure if U = 0, Unconfigure if U = 1). This command is the local poll enable (lpe) message when U = 0.


AUXILIARY COMMANDS

Auxiliary commands are executed by the 8291 whenever 0000CCCC is written into the Auxiliary Mode Register, where CCCC is the 4-bit command code.

4-Bit Code	Description
0000	<p>Immediate Execute pon — This command resets the 8291 to a power up state (local pon message as defined in IEEE 488).</p> <p>The following conditions constitute the power up state:</p> <ol style="list-style-type: none"> 1. All talkers and listeners are disabled. 2. No interrupt status bits are set.

4-Bit Code	Description
	<p>The 8291 is designed to power up in certain states as specified in the IEEE 488 state diagrams. Thus, the following states are in effect in the power up state: SIDS, AIDS, TIDS, LIDS, NPRS, LOCS, and PPIS.</p> <p>The "0000" pon is an immediate execute command (a pon pulse). It is also used to release the "initialize" state generated by either an external reset pulse or the "0010" Chip Reset command.</p>
0010	Chip Reset (Initialize) — This command has the same effect as a pulse applied to the Reset pin. (Refer to the section on Reset Procedure.)
0011	Finish Handshake — This command finishes a handshake that was stopped because of a holdoff on RFD or DAV. (Refer to Auxiliary Register A.)
0100	Trigger — A "Group Execute Trigger" is forced by this command. It has the same effect as a GET command issued by the controller-in-charge of the GPIB, but does not cause a GET interrupt.
0101	rtl ¹ — This command corresponds to the local rtl message as defined in IEEE 488. The 8291 will go to a local state if local lockout is not in effect.
0110	Send EOI — The EOI line of the 8291 may be asserted with this command. The command causes EOI to go true with the next byte transmitted. The EOI line is then cleared upon completion of the handshake for that byte.
0111, 1111	Non-Valid/Valid Secondary Address or Command (VSCMD) — This command informs the 8291 that the secondary address received by the microprocessor was valid or invalid (0111 — invalid, 1111 — valid). If Mode 3 addressing is used, the processor must field each extended address and respond to it, or the GPIB will hang up. Note that the COM3 bit is the invalid/valid flag.
	<p>The valid (1111) command is also used to tell the 8291 to continue from the command-pass-through state (immediate execute command).</p>
0001, 1001	Parallel Poll Flag (local "ist" message) — This command sets (1001) or clears (0001) the parallel poll flag. A "1" is sent over the assigned data line (PPR-Parallel Poll Response true) only if the parallel poll flag matches the sense bit from the lpe local message (or indirectly from the PPE message). For a more complete description of the Parallel Poll features and procedures refer to the section on Parallel Poll Protocol.

1. Subsequently the 8291 will include "set rtl" and "clear rtl" commands.



INTERNAL COUNTER

The internal counter determines the delay time allowed for the settling of data on the DIO lines. This delay time is defined as T_1 in IEEE 488 and appears in the Source Handshake state diagram between SDYS and STRS. As such, DAV is asserted T_1 after the DIO lines are driven. Consequently, T_1 is a major factor in determining the data transfer rate of the 8291 over the GPIB ($T_1 = \text{TWROV2} - \text{TWROI5}$).

When open-collector transceivers are used for connection to the GPIB, T_1 is defined by IEEE 488 to be $2\mu\text{sec}$. By writing 0010FFFF into the Auxiliary Mode Register, the counter is preset to match a f_C MHz clock input, where FFFF is the binary representation of N_F ($1 \leq N_F \leq 8$, $N_F = (\text{FFFF})_2$). When $N_F = f_C$, a $2\mu\text{sec}$ T_1 delay will be generated before each DAV asserted.

$$T_1(\mu\text{sec}) = \frac{2N_F}{f_C} + t_{\text{SYNC}}, \quad 1 \leq N_F \leq 8$$

t_{SYNC} is a synchronization error, greater than zero and smaller than the larger of T clock high and T clock low. (For a 50% duty cycle clock, t_{SYNC} is less than half the clock cycle).

If it is necessary that T_1 be different from $2\mu\text{sec}$, N_F may be set to a value other than f_C . In this manner, data transfer rates may be programmed for a given system. In small systems, for example, where transfer rates exceeding GPIB specifications are required, one may set $N_F < f_C$ and decrease T_1 .

When tri-state transceivers are used, IEEE 488 allows a higher transfer rate (lower T_1). Use of the 8291 with such transceivers is enabled by setting B2 in Auxiliary Register B. In this case, setting $N_F = f_C$ causes a T_1 delay of $2\mu\text{sec}$ to be generated for the first byte transmitted — all subsequent bytes will have a delay of 500 nsec.

$$T_1(\text{High Speed}) \mu\text{sec} = \frac{N_F}{2f_C} + t_{\text{SYNC}}$$

Thus, setting $N_F = 1$ using a 4 MHz clock will generate for a 50% duty cycle clock ($t_{\text{SYNC}} < 125 \text{ nsec}$):

$$T_1 = \frac{1}{2.4} + 0.125 = 0.250 \mu\text{sec} = 250 \text{ nsec}$$

AUXILIARY REGISTER A

Auxiliary Register A is a "hidden" 5-bit register which is used to enable some of the 8291 features. Whenever a 100 A4A3A2A1A0 byte is written into the Auxiliary Register, it is loaded with the data A4A3A2A1A0. Setting the respective bits to "1" enables the following features:

A0 — RFD/DAV Holdoff on all Data: If the 8291 is listening, RFD will not be sent true until the "finish handshake" auxiliary command is issued by the microprocessor. If the 8291 is talking, DAV is not sent true until the "finish handshake" command is given. In both cases, the holdoff will be in effect for each data byte.

A1 — RFD/DAV Holdoff on End: This feature enables the holdoff on EOI or EOS (if enabled). However, no holdoff will be in effect on any other data bytes.

A2 — End on EOS Received: Whenever the byte in the Data In Register matches the byte in the EOS Register, the End interrupt bit will be set in the Interrupt Status 1 Register.

A3 — Output EOI on EOS Sent: Any occurrence of data in the Data Out Register matching the EOS Register causes the EOI line to be sent true along with the data.

A4 — EOS Binary Compare: Setting this bit causes the EOS Register to function as a full 8-bit word. When it is not set, the EOS Register is a 7-bit word (for ASCII characters).

If $A_0 = A_1 = 1$, a special "continuous Acceptor Handshake cycling" mode is enabled. This mode should be used only in a controller system configuration, where both the 8291 and the 8292 are used. It provides a continuous cycling through the Acceptor Handshake state diagram, requiring no local messages from the microprocessor; the rdy local message is automatically generated when in ANRS. As such, the 8291 Acceptor Handshake serves as the controller Acceptor Handshake. Thus, the controller cycles through the Acceptor Handshake without delaying the data transfer in progress. When the tcs local message is executed, the 8291 is taken out of the "continuous AH cycling" mode, the GPIB hangs up in ANRS, and a BI interrupt is generated to indicate that control may be taken. A simpler procedure may be used when a "tcs on end of block" is executed; the 8291 may stay in "continuous AH cycling". Upon the end of a block (EOI or EOS received), a holdoff is generated, the GPIB hangs up in ANRS, and control may be taken.

AUXILIARY REGISTER B

Auxiliary Register B is a "hidden" 4-bit register which is used to enable some of the features of the 8291. Whenever a 1010B3B2B1B0 is written into the Auxiliary Mode Register, it is loaded with the data B3B2B1B0. Setting the respective bits to "1" enables the following features:

B0 — Enable Undefined Command Pass Through: This feature allows any commands not recognized by the 8291 to be handled in software. If enabled, this feature will cause the 8291 to holdoff the handshake when an undefined command is received. The microprocessor must then read the command from the Command Pass Through Register and send the VSCMD auxiliary command. Until the VSCMD command is sent, the handshake holdoff will be in effect.

B1 — Send EOI in SPAS: This bit enables EOI to be sent with the status byte; EOI is sent true in Serial Poll Active State. Otherwise, EOI is sent false in SPAS.

B2 — Enable High Speed Data Transfer: This feature may be enabled when tri-state external transceivers are used. The data transfer rate is limited by T_1 (delay time generated in the Source Handshake function), which is defined according to the type of transceivers used. When the "High Speed" feature is enabled, $T_1 = 2$ microseconds is generated for the first byte transmitted after each true to false transition of ATN. For all subsequent bytes, $T_1 = 500$ nanoseconds. Refer to the Internal Counter section for an explanation of T_1 duration as a function of B2 and of clock frequency.

B₃ — Enable Active Low Interrupt: Setting this bit causes the polarity of the INT pin to be reversed, providing an output signal compatible with Intel's MCS-48™. Interrupt registers are not affected by this bit.

PARALLEL POLL PROTOCOL

Writing a 011USP₃P₂P₁ into the Auxiliary Mode Register will configure (U=0) or unconfigure (U=1) the 8291 for a parallel poll. When U=0, this command is the "lpe" (local poll enable) local message as defined in IEEE 488. The "S" bit is the sense in which the 8291 is configured; only if the Parallel Poll Flag ("ist" local message) matches this bit will the Parallel Poll Response, PPR_N, be sent true. The bits P₃P₂P₁ specify which of the eight data lines PPR_N will be sent over. Thus, once the 8291 has been configured for Parallel Poll, whenever it senses both EOI and ATN true, it will automatically compare its PP flag with the sense bit and send PPR_N true or false according to the comparison.

If a PP₂* implementation is desired, the "lpe" and "ist" local messages are all that are needed. Typically, the user will configure the 8291 for Parallel Poll immediately after initialization. During normal operation the microprocessor will set or clear the Parallel Poll Flag (ist) according to the device's need for service. Consequently the 8291 will be set up to give the proper response to IDY (EOI • ATN) without directly involving the microprocessor.

If a PP₁* implementation is desired, the undefined command features of the 8291 must be used. In PP₁, the 8291 is indirectly configured for Parallel Poll by the active controller on the GPIB. The sequence at the 8291 being configured is as follows:

1. The PPC message is received true. Being an undefined command, it is loaded into the Command Pass Through Register, and a CPT interrupt is sent to the microprocessor. The handshake is automatically held off.
2. The microprocessor reads the CPT Register and sends VSCMD to the 8291, releasing the handshake.
3. Having received an undefined primary command, the 8291 is set up to receive an undefined secondary command, the PPE message. This message is also received into the CPT Register, the handshake is held off, and the CPT interrupt is generated.
4. The microprocessor reads the PPE message and decodes the SP₃P₂P₁ information. It then sends the appropriate "lpe" local message to the 8291. Finally, the microprocessor sends VSCMD and the handshake is released.

*As defined in IEEE Standard 488.

End of Sequence (EOS) Register

EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
-----	-----	-----	-----	-----	-----	-----	-----

EOS REGISTER

The EOS Register and its features offer an alternative to the "Send EOI" auxiliary command. A seven or eight bit byte (ASCII or binary) may be placed in the register to flag the end of a block or read. The type of EOS byte to be used is selected in Auxiliary Register bit A₄.

If the 8291 is a listener, and the "End on EOS Received" is enabled at bit A₂, then an End interrupt is generated in the Interrupt Status 1 Register whenever the byte in the Data-In Register matches the byte in the EOS Register.

If the 8291 is a talker, and the "Output EOI on EOS Sent" is enabled at bit A₃, then the EOI line is sent true with the next data byte whenever the contents of the Data Out Register match the EOS register.

Reset Procedure

The 8291 is reset to an initialization state either by a pulse applied to its Reset pin, or by a reset auxiliary command (02H written into the Auxiliary Command Register). The following conditions are caused by a reset pulse (or local reset command):

1. A "pon" local message as defined by IEEE 488 is held true until the initialization state is released.
2. The Interrupt Status Registers are cleared.
3. Auxiliary Registers A and B are cleared.
4. The Serial Poll Mode Register is cleared.
5. The Parallel Poll Flag is cleared.
6. The EOI bit in the Address Status Register is cleared.
7. N_F in the Internal Counter is set to 8 MHz. This setting causes the longest possible t₁ delay to be generated in the Source Handshake (16 μsec for 1 MHz clock).

The initialization state is released by an "immediate execute pon" command (00H written into the Auxiliary Command Register).

The suggested initialization sequence is:

1. Apply a reset pulse or send the reset auxiliary command.
2. Set the desired initial conditions by writing into the Interrupt Mask, Serial Poll Mode, Address Mode, Address 0/1, and EOS Registers. Auxiliary Registers A and B, and the internal counter should also be initialized.
3. Send the "immediate execute pon" auxiliary command to release the initialization state.
4. If a PP₂ Parallel Poll implementation is to be used the "lpe" local message may be sent, configuring the 8291 for a Parallel Poll Response on an assigned line. (Refer to the section on Parallel Poll Protocol.)

Using DMA

The 8291 may be connected to the Intel 8257 DMA Controller for DMA operation. The DMA REQ pin of the 8291 requests a DMA byte transfer from the 8257. It is set by BO or BI flip flops, masked by the DMAO and DMAI bits in the Interrupt Mask 2 Register. (After reading, the INT1 register BO and BI interrupts will be cleared but not BO and BI in DREQ equation.)

The $\overline{\text{DMA ACK}}$ pin is driven by the 8257 in response to the DMA request. When $\overline{\text{DMA ACK}}$ is true (active low) it sets $\text{CS} = \text{RS0} = \text{RS1} = \text{RS2} = 0$ such that the RD and WR signals sent by the 8257 refer to the Data In and Data Out Registers. Also, the DMA request line is reset by $\overline{\text{DMA ACK}}$.

DMA input sequence:

1. A data byte is accepted from the GPIB by the 8291.
2. A BI interrupt is generated and DMA REQ is set.
3. $\overline{\text{DMA ACK}}$ is asserted by the 8257 and DMA REQ is reset.
4. RD is driven by the 8257 and the contents of the Data In Register are transferred to MCS bus.
5. The 8291 sends RFD true on the GPIB and proceeds with the Acceptor Handshake protocol.

DMA output sequence:

1. A BO interrupt is generated (indicating that the Data Out Register is empty) and DMA REQ is asserted.

2. $\overline{\text{DMA ACK}}$ is asserted by the 8257 and DMA REQ is reset.
3. WR is driven by the 8257 and a byte is transferred from the MCS bus into the Data Out Register.
4. The 8291 sends DAV true on the GPIB and proceeds with the Source Handshake protocol.

It should be noted that each time the device is addressed, the Address Status Register should be read, and the 8257 should be initialized accordingly. (Refer to the 8257 data sheet available in Intel's Peripheral Design Handbook.)

System Configuration

Microprocessor Bus Connection

The 8291 is 8080, 8048, 8085 and 8086 compatible. The three address pins (RS0 , RS1 , RS2) should be connected to the non-multiplexed address bus (for example: A_8 , A_9 , A_{10}). In case of 8080, any address lines may be used.

External Transceivers Connection

8291 IEEE bus pins are TTL compatible. For IEEE Std. bus connection, external transceivers are required. 8291 supplies Transmit/Receive control pins: T/R1 controls DIO_{1-8} , NRFD, NADC and DAV transceivers, T/R2 controls EOI transceiver. IFC, ATN, REN are always inputs and SRQ is always an output.

Logically, $\text{TR1} = \text{TACS} + \text{SPAS} + \text{PPAS}$;
 $\text{TR2} = \text{TACS} + \text{SPAS}$.

Refer to 8292 Data Sheet for 8291/8292 system configuration.

DEVICE ELECTRICAL CHARACTERISTICS

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2	$V_{CC}+0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL}=2\text{mA}$ (4mA for TR1 pin)
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$ (-150 μA for SRQ pin)
V_{OH-INT}	Interrupt Output High Voltage	2.4		V	$I_{OH}=-400\mu\text{A}$
		3.5		V	$I_{OH}=-50\mu\text{A}$
I_{IL}	Input Leakage		10	μA	$V_{IN}=0\text{V}$ to V_{CC}
I_{LOL}	Output Leakage Current		-10	μA	$V_{OUT}=0.45\text{V}$
I_{LOH}	Output Leakage Current		10	μA	$V_{OUT}=V_{CC}$
I_{CC}	V_{CC} Supply Current		180	mA	$T_A=0^\circ\text{C}$

A.C. CHARACTERISTICS

$V_{CC} = 5\text{V} \pm 10\%$, Commercial: $T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min.	Max.	Unit
t_{AR}	Address Stable Before $\overline{\text{READ}}$	0		nsec ^[1]
t_{RA}	Address Hold After $\overline{\text{READ}}$	0		nsec ^[1]
t_{RR}	$\overline{\text{READ}}$ width	250		nsec ^[2]
t_{AD}	Address Stable to Data Valid		250	nsec ^[1]
t_{RD}	$\overline{\text{READ}}$ to Data Valid		100	nsec ^[2]
t_{RDF}	Data Float After $\overline{\text{READ}}$	0	60 ^[2]	nsec
t_{AW}	Address Stable Before $\overline{\text{WRITE}}$	0		nsec ^[1]
t_{WA}	Address Hold After $\overline{\text{WRITE}}$	0		
t_{WW}	$\overline{\text{WRITE}}$ Width	250		nsec ^[1]
t_{DW}	Data Set Up Time to the Trailing Edge of $\overline{\text{WRITE}}$	150		nsec ^[1]
t_{WD}	Data Hold Time After $\overline{\text{WRITE}}$	0		nsec ^[1]
t_{AKRQ}	$\overline{\text{DACK}}_1$ to $\overline{\text{DREQ}}_1$		130	nsec
t_{DKDA6}	$\overline{\text{DACK}}_1$ to Up Data Valid		200	nsec

Notes:


- 8080 System $C_{Lmax} = 100\text{pF}$; $C_{Lmin} = 15\text{pF}$; 3 MHz clock.
- 8085 System $C_L = 150\text{pF}$; 4 MHz clock.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


TIMING WAVEFORMS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

READ




WRITE



NOTES: 1. t_{RV} IS THE TIME BETWEEN READ OR WRITE OPERATIONS WITH THE CHIP SELECTED (CHIP RECOVERY TIME).

DMA



MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some
 parameter limits are subject to change.

GPIB TIMINGS¹⁾

Symbol	Parameter	Max.	Unit	Test Conditions
TEOT13	$\overline{EOI}\downarrow$ to TR1 \uparrow	90	nsec	PPSS, $\overline{ATN}=0.45V$
TEODI6	$\overline{EOI}\downarrow$ to \overline{DIO} Valid	130	nsec	PPSS, $\overline{ATN}=0.45V$
TEOT12	$\overline{EOI}\downarrow$ to TR1 \uparrow	130	nsec	PPSS, $\overline{ATN}=0.45V$
TATND4	$\overline{ATN}\downarrow$ to $\overline{NDAC}\downarrow$	130	nsec	TACS, AIDS
TATT14	$\overline{ATN}\downarrow$ to TR1 \uparrow	130	nsec	TACS, AIDS
TATT24	$\overline{ATN}\downarrow$ to TR2 \uparrow	130	nsec	TACS, AIDS
TDNVD3-C	$\overline{DAV}\downarrow$ to $\overline{NDAC}\downarrow$	350	nsec	AH, CACS
TNDDV1	$\overline{NDAC}\downarrow$ to $\overline{DAV}\downarrow$	300	nsec	SH, STRS
TNRDV2	$\overline{NRFD}\downarrow$ to $\overline{DAV}\downarrow$	300	nsec	SH, T1 True
TNDDR1	$\overline{NDAC}\downarrow$ to DREQ \uparrow	350	nsec	SH
TDVDR3	$\overline{DAV}\downarrow$ to DREQ \uparrow	350	nsec	AH, LACS, $\overline{ATN}=2.4V$
TDVND2-C	$\overline{DAV}\downarrow$ to $\overline{NDAC}\downarrow$	350	nsec	AH, LACS
TDVNR1-C	$\overline{DAV}\downarrow$ to $\overline{NRFD}\downarrow$	350	nsec	AH, LACS, rdy=True
TRDNR3	$\overline{RD}\downarrow$ to $\overline{NRFD}\downarrow$	500	nsec	AH, LACS
TWRDI5	\overline{WR} to \overline{DIO} Valid	200	nsec	SH, TACS, RS = 0.4V
TWRDV2	$\overline{WR}\downarrow$ to $\overline{DAV}\downarrow$	760	nsec	$\overline{NRFD} = 2.4V$, RS = 0.4V, SH, TACS, High Speed Transfers Enabled, $N_F = f_C = 8\text{ MHz}$

Notes:

1. All GPIB timings are at the pins of the 8291.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.


Appendix A

MODIFIED STATE DIAGRAMS

Figure A.1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:

- A. Controller function omitted.
- B. Addressing modes included in T,L state diagrams.
- Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the microprocessor (APT interrupt).
- C. All remote messages sent true in each state are indicated.
- D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.



E. The symbol



indicates:

1. When event X occurs, the function will return to state S.
2. X overrides any other transition condition in the function.


Statement 2 simplifies the diagram, avoiding the explicit use of \bar{X} to condition all transitions from S to other states.









MPU PERIPHERALS

Figure A.1. 8291 State Diagrams (Continued next page)

PRELIMINARY
 Notice: This is not a final specification. Some parameters and line types are subject to change.



$$F4 = \overline{OTA} + (OSA \cdot TPAS + MSA \cdot LPAS) \cdot \overline{MODE\ 1} + MLA \cdot \overline{MODE\ 1}$$



$$F5 = (MLA \cdot \overline{MODE\ 1} + LPAS \cdot MSA \cdot \overline{MODE\ 1})$$

MPU PERIPHERALS

Figure A.1. 8291 State Diagrams (Continued next page)

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure A.1. 8291 State Diagrams

Appendix B

IEEE 488 TIME VALUES

Time Value Identifier*	Function (Applies to)	Description	Value
T ₁	SH	Settling Time for Multiline Messages	≥ 2μs†
t ₂	LC, IC, SH, AH, T, L	Response to ATN	≤ 200ns
T ₃	AH	Interface Message Accept Time †	> 0 δ
t ₄	T, TE, L, LE, C, CE	Response to IFC or REN False	< 100μs
t ₅	PP	Response to ATN+EOI	≤ 200ns
T ₆	C	Parallel Poll Execution Time	≥ 2μs
T ₇	C	Controller Delay to Allow Current Talker to see ATN Message	≥ 500ns
T ₈	C	Length of IFC or REN False	> 100μs
T ₉	C	Delay for EOI**	≥ 1.5μs††

* Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.

† If three-state drivers are used on the DIO, DAV, and EOI lines, T₁ may be:

1. ≥ 1100ns
2. Or ≥ 700ns if it is known that within the controller ATN is driven by a three-state driver.
3. Or ≥ 500ns for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2)).
4. Or ≥ 350ns for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.

‡ Time required for interface functions to accept, not necessarily respond to interface messages.

δ Implementation independent.

** Delay required for EOI, NDAC, and NRFD signal lines to indicate valid states.

†† ≥ 600ns for three-state drivers.

Appendix C THE THREE WIRE HANDSHAKE

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.





Figure C.1. 3-Wire Handshake Timing.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.




FLOW DIAGRAM OUTLINES SEQUENCE OF EVENTS DURING TRANSFER OF DATA BYTE. MORE THAN ONE LISTENER AT A TIME CAN ACCEPT DATA BECAUSE OF LOGICAL AND CONNECTION OF NRFD AND NDAC LINES.

Figure C.2. Handshake Flowchart.

Appendix D FUNCTIONAL PARTITIONS

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.



- A - CAPABILITY DEFINED BY THE 488-1975 STANDARD.
 B - CAPABILITY DEFINED BY THE DESIGNER.
 1 - INTERFACE BUS SIGNAL LINES.
 2 - REMOTE INTERFACE MESSAGES TO AND FROM INTERFACE FUNCTIONS.
 3 - DEVICE DEPENDENT MESSAGES TO AND FROM DEVICE FUNCTIONS.
 4 - STATE LINKAGES BETWEEN INTERFACE FUNCTIONS.
 5 - LOCAL MESSAGES BETWEEN DEVICE FUNCTIONS AND INTERFACE FUNCTIONS (MESSAGES TO INTERFACE FUNCTIONS ARE DEFINED, MESSAGES FROM INTERFACE FUNCTIONS EXIST ACCORDING TO THE DESIGNER'S CHOICE).
 6 - CONTROL MESSAGES (8292 ONLY).

Figure D.1. Functional Partition Within a Device.

8294 DATA ENCRYPTION UNIT

- Certified by National Bureau of Standards
- 80 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data
- 7-Bit User Output Port
- Single 5V ± 10% Power Supply
- Peripheral to MCS-86™, MCS-85™, MCS-80™ and MCS-48™ Processors
- Implements Federal Information Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available


DESCRIPTION

The Intel® 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294 in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 80 bytes/second. The 8294 also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.


PIN CONFIGURATION



PIN NAMES

PIN NAME	FUNCTION
D ₇ -D ₀	DATA BUS
RD, WR	READ, WRITE STROBES
CS	CHIP SELECT
A ₀	CONTROL/DATA SELECT
RESET	RESET INPUT
X ₁ , X ₂	FREQUENCY REFERENCE INPUT
SYNC	HIGH FREQUENCY OUTPUT
DRQ, DACK	DMA REQUEST, DMA ACKNOWLEDGE
SRQ, OAV, CCMP	INTERRUPT REQUEST OUTPUTS
P ₆ -P ₀	OUTPUT PORT LINES
V _{cc} , V _{DD} , GND	+5V POWER, GND
NC	NO CONNECTION

BLOCK DIAGRAM



MPU PERIPHERALS

Pin #	Pin Name	I/O	Pin Description	Pin #	Pin Name	I/O	Pin Description
1	NC	—	No connection.	40	V _{CC}	—	+5 volt power input. +5V ± 10%.
2	X1	I	Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.	39	NC	—	No connection.
3	X2	I	Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.	38	DACK	I	DMA acknowledge. Input signal from the 8257 DMA Controller acknowledging that the requested DMA cycle has been granted.
4	RESET	I	A low signal to this pin resets the 8294.	37	DRQ	O	DMA request. Output signal to the 8257 DMA Controller requesting a DMA cycle.
5	NC	—	No connection.	38	SRQ	O	Service Request. Interrupt to the CPU indicating that the 8294 is awaiting data or commands at the input buffer. SRQ = 1 implies IBF = 0.
6	\overline{CS}	I	A low signal to this pin enables reading and writing to the 8294.	35	OAV	O	Output Available. Interrupt to the CPU indicating that the 8294 has data or status available in its output buffer. OAV = 1 implies OBF = 1.
7	GND	—	This pin must be tied to ground.	34	NC	—	No connection.
8	\overline{RD}	I	An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.	33	P6	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
9	A ₀	I	Address input used by the CPU to select DEU registers during read and write operations.	32	P5	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
10	\overline{WR}	I	An active low write strobe at this pin enables the CPU to send data and commands to the DEU.	31	P4	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
11	SYNC	O	High frequency (Clock + 15) output. Can be used as a strobe for external circuitry.	30	P3	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
12	D ₀	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	29	P2	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
13	D ₁	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	28	P1	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
14	D ₂	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	27	P0	O	User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
15	D ₃	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	26	V _{DD}	—	+5V power input. (+5V ± 10%) Low power standby pin.
16	D ₄	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	25	NC	—	No connection.
17	D ₅	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	24	CCMP	O	Conversion Complete. Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.
18	D ₆	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	23	NC	—	No connection.
19	D ₇	I/O	Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.	22	NC	—	No connection.
20	GND	—	This pin must be tied to ground.	21	NC	—	No connection.

PRELIMINARY
 Notice: Parameters are subject to change without notice. Some parameters are subject to change.

BASIC FUNCTIONAL DESCRIPTION

OPERATION

The data conversion sequence is as follows:

1. A Set Mode command is given, enabling the desired interrupt outputs.
2. An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
3. An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

INTERNAL DEU REGISTERS

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A ₀	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
1	0	0	1	Command input buffer
0	1	0	1	Status output buffer
X	X	1	X	Don't care

The functions of each of these registers are described below.

Data Input Buffer — Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

1. Part of a key.
2. Data to be encrypted or decrypted.
3. A DMA block count.

Data Output Buffer — Data read from this register is the output of the encryption/decryption operation.

Command Input Buffer — Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer — DEU status is available in this register at all times. It is used by the processor for poll-driven command and data transfer operations.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	X	X	KPE	CF	DEC	IBF	OBF

OBF Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.

IBF Input Buffer Full; A write to the Data Input Buffer or to the Command Input Buffer sets IBF = 1. The DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.

DEC Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.

CF Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.

1. It may be used in lieu of a counter in the processor routine to flag the end of an 8-byte transfer.
2. It must be used to indicate the validity of the KPE flag.
3. It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.

KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.

COMMAND SUMMARY

1 — Enter New Key

OP CODE:

0	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

2 — Encrypt Data

OP CODE:

0	0	1	1	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command puts the 8294 into the encrypt mode.

3 — Decrypt Data

OP CODE:

0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command puts the 8294 into the decrypt mode.

4 — Set Mode

OP CODE:

0	0	0	0	A	B	C	D
---	---	---	---	---	---	---	---

MSB LSB

where:

- A is the OAV (Output Available) interrupt enable
- B is the SRQ (Service Request) interrupt enable
- C is the DMA (Direct Memory Access) transfer enable
- D is the CCMP (Conversion Complete) interrupt enable

This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A,B=1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

5 — Write to Output Port

OP CODE:

1	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀
MSB				LSB			

This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

PROCESSOR/DEU INTERFACE PROTOCOL ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 1. A flowchart showing the CPU software to accommodate this sequence is given in Figure 2.




Figure 1. Entering a New Key

After the Enter New Key command is issued, 8 data bytes representing the new key are written to the data input buffer (most significant byte first). After the eighth byte is accepted by the DEU, CF goes true (CF = 1). The CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE = 1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.

Since the CF bit is used in this protocol to indicate the validity of the KPE flag, it may not be used to flag the end of the 8 byte key entry. CF = 1 only as long as KPE is invalid. Therefore, the CPU might not detect that CF = 1 and the key entry is complete before KPE becomes valid. Thus, a counter should be used, as in Figure 2, to flag the end of the new key entry. Then, CF is used to indicate a valid KPE flag.




Figure 2. Flowchart for Entering a New Key

PRELIMINARY
 Notice: This is not a final specification. Some metric limits are subject to change.

ENCRYPTING OR DECRYPTING DATA

Figure 3 shows the timing sequence for encrypting or decrypting data. The CPU writes 8 data bytes to the DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.





Figure 3. Encrypting/Decrypting Data

Figure 4 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.

USING SOFTWARE COUNTER



USING CF FLAG




Figure 4. Data Conversion Flowcharts

MPU
 PERIPHERALS

USING DMA

The timing sequence for data conversions using DMA is shown in Figure 5. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 6. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.





Figure 5. DMA Sequence



DMAR0 IS FOR MEMORY TO DEU DATA TRANSFER
 DMAR1 IS FOR DEU TO MEMORY DATA TRANSFER
 USE OF CCMP IS OPTIONAL

Figure 6. DMA Interface

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 7. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data ($n < 256$) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.




Figure 7. DMA Flowchart

SINGLE BYTE COMMANDS

Figure 8 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 9). The CPU must wait until the command is accepted (IBF = 0). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

CPU/DEU INTERFACES

Figures 10 through 13 illustrate four interface configurations used in the CPU/DEU data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.





Figure 8. Single Byte Commands




Figure 9. Pacify Protocol




Figure 10. Polling Interface




Figure 11. Single Interrupt Interface





Figure 12. Dual Interrupt Interface

MPU PERIPHERALS

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.



DMAR0 IS FOR MEMORY TO DEU DATA TRANSFER
 DMAR1 IS FOR DEU TO MEMORY DATA TRANSFER
 USE OF CCMP IS OPTIONAL

Figure 13. DMA Interface

OSCILLATOR AND TIMING CIRCUITS

The 8294's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 14.




Figure 14. Oscillator Configuration

OSCILLATOR

The on-board oscillator is a series resonant circuit with a frequency range of 1 to 6 MHz. Pins X1 and X2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitor connected between X1 and X2 provide the feedback and proper phase shift for oscillation. Recommended connections for crystal or L-C are shown in Figure 15.




Figure 15. Recommended Crystal and L-C Connections

A recommended range of inductance and capacitance combinations is given below:

- L = 130 μH corresponds to 3 MHz
- L = 40 μH corresponds to 5 MHz

An external clock signal can also be used as a frequency reference to the 8294; however, the levels are *not* compatible. The signal must be in the 1 MHz-6 MHz frequency range and must be connected to pins X1 and X2 by buffers with a suitable pull-up resistor to guarantee that a logic "1" is above 3.0 volts. Two recommended connections are shown in Figure 16.

MPU PERIPHERALS




Figure 16. Recommended Connections for External Clock Signal

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin With
 Respect to Ground 0.5V to +7V
 Power Dissipation 1.5 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage (All Except X_1 , X_2 , RESET)	-0.5		0.8	V	
V_{IH1}	Input High Voltage (All Except X_1 , X_2 RESET)	2.0		V_{CC}	V	
V_{IH2}	Input High Voltage (X_1 , X_2 RESET)	3.0		V_{CC}	V	
V_{OL1}	Output Low Voltage (D_0 - D_7 , Sync)			0.45	V	$I_{OL} = 2.0$ mA
V_{OL2}	Output Low Voltage All Other Outputs			0.45	V	$I_{OL} = 1.6$ mA
V_{OH1}	Output High Voltage (D_0 - D_7)	2.4			V	$I_{OH} = -400$ μ A
V_{OH2}	Output High Voltage (All Other Outputs)	2.4			V	$I_{OH} = -50$ μ A
I_{IL}	Input Leakage Current \overline{RD} , \overline{WR} , \overline{CS} , $\overline{A_0}$			± 10	μ A	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{OZ}	Output Leakage Current (D_0 - D_7 , High Z State)			± 10	μ A	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{DD}	V_{DD} Supply Current		10	25	mA	
$I_{DD} + I_{CC}$	Total Supply Current		65	135	mA	
I_{LI1}	Low Input Load Current Pins 24, 27-38			0.4	mA	$V_{IL} = 0.8V$
I_{LI2}	Low Input Load Current RESET			0.2	mA	$V_{IL} = 0.8V$

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C TO } 70^\circ\text{C}$, $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$
DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	\overline{CS}, A_0 Setup to $\overline{RD} \downarrow$	0		ns	
t_{RA}	\overline{CS}, A_0 Hold After $\overline{RD} \uparrow$	0		ns	
t_{RR}	\overline{RD} Pulse Width	250		ns	
t_{AD}	\overline{CS}, A_0 to Data Out Delay		150	ns	
t_{RD}	$\overline{RD} \downarrow$ to Data Out Delay		150	ns	
t_{RDF}	$\overline{RD} \uparrow$ to Data Float Delay	10		ns	
			100	ns	
t_{RV}	Recovery Time Between Reads and/or Write	1		μs	
t_{CY}	Cycle Time	2.5		μs	6 MHz Crystal

DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	\overline{CS}, A_0 Setup to $\overline{WR} \downarrow$	0		ns	
t_{WA}	\overline{CS}, A_0 Hold After $\overline{WR} \uparrow$	0		ns	
t_{WW}	\overline{WR} Pulse Width	250		ns	
t_{DW}	Data Setup to $\overline{WR} \uparrow$	150		ns	
t_{WD}	Data Hold to $\overline{WR} \uparrow$	0		ns	

DMA AND INTERRUPT TIMING

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{KC}	\overline{DACK} Setup to Control	50		ns	
t_{CK}	\overline{DACK} Hold After Control	0		ns	
t_{CR}	Control L.E. to DRQ T.E.		150	ns	
t_{CI}	Control T.E. to Interrupt T.E.		$t_{CY} + 500$	ns	


A.C. TEST CONDITIONS

D_7 - D_0 Outputs $C_L = 150\text{ pF}$


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

WAVEFORMS


1. READ OPERATION — OUTPUT BUFFER REGISTER.



2. WRITE OPERATION — INPUT BUFFER REGISTER.



DMA AND INTERRUPT TIMING



MPU PERIPHERALS



8295 DOT MATRIX PRINTER CONTROLLER


PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

- Interfaces Dot Matrix Printers to MCS-48™, MCS-80™, MCS-85™ Systems
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- DMA Transfer Capability
- Programmable Character Density (10 or 12 Characters/Inch)
- Programmable Print Intensity
- Single or Double Width Printing
- Programmable Multiple Line Feeds
- 3 Tabulations
- 2 General Purpose Outputs

The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. Furthermore, it provides internal buffering of up to 40 characters and contains a 7 × 7 matrix character generator accommodating 64 ASCII characters.


PIN CONFIGURATION



PIN NAMES

PIN NAME	FUNCTION
D0-D7	DATA BUS
RD, WR	READ, WRITE STROBES
CS	CHIP SELECT
RESET	RESET INPUT
X1, X2	FREQUENCY REFERENCE INPUTS
SYNC	HIGH FREQUENCY OUTPUT
MOT, PFM	MAIN, PAPER FEED MOTOR DRIVES
DRO, DACK	DMA REQUEST, ACKNOWLEDGE
SIN, CTS	SERIAL INPUT, CLEAR-TO-SEND
IRQ/SER	INTERRUPT REQUEST, SERIAL GROUND
S1-S7	SOLENOID DRIVE OUTPUTS
PFEEED	PAPER FEED INPUT
HOME, TOP	HOME, TOP-OF-FORM INPUTS
STB	SOLENOID STROBE OUTPUT
GP1, GP2	GENERAL PURPOSE OUTPUTS
VCC, VDD, GND	+5V POWER, GND

BLOCK DIAGRAM



MPU PERIPHERALS

FUNCTIONAL DESCRIPTION

The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel

mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features selectable data rates from 110 to 4800 baud.

The 8295 also offers two general purpose output pins which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

COMMAND SUMMARY

Hex Code	Description	Hex Code	Description
00	Clear GP1. This command brings the GP1 pin to a logic low state. After power on it is automatically set high.	09	Tab character.
01	Clear GP2. Same as the above but for GP2.	0A	Line feed.
02	Set GP1. Sets GP1 pin to a logic high state, inverse of command 00.	0B	Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
03	Set GP2. Same as above but for GP2. Inverse command 01.	0C	Top of Form. Enables the line feed output until the Top of Form input is activated.
04	Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.	0D	Carriage Return. Signifies end of a line and enables the printer to start printing.
05	Print 10 characters/in. density.	0E	Set Tab #1, followed by tab position byte.
06	Print 12 characters/in. density.	0F	Set Tab #2, followed by tab position byte. Should be greater than Tab #1.
07	Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.	10	Set Tab #3, followed by tab position byte. Should be greater than Tab #2.
08	Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.	11	Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
		12	Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation.


CHARACTER SET

Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.
20	space	30	0	40	@	50	P
21	!	31	1	41	A	51	Q
22	"	32	2	42	B	52	R
23	#	33	3	43	C	53	S
24	\$	34	4	44	D	54	T
25	%	35	5	45	E	55	U
26	&	36	6	46	F	56	V
27	,	37	7	47	G	57	W
28	(38	8	48	H	58	X
29)	39	9	49	I	59	Y
2A	*	3A	:	5A	J	5A	Z
2B	+	3B	;	4B	K	5B	[
2C	'	3C	<	4C	L	5C	\
2D	-	3D	=	4D	M	5D]
2E	.	3E	>	4E	N	5E	↑
2F	/	4F	?	4F	O	5F	—

PIN DESCRIPTION

Name	I/O	Pin #	Description	Name	I/O	Pin #	Description
D ₀ -D ₇	I/O	12-19	Three-state bidirectional data bus buffer lines used to interface the 8295 to the host processor in the parallel mode. In the serial mode D ₀ -D ₂ sets up the baud rate.	$\overline{\text{MOT}}$	O	35	Main motor drive, active low.
$\overline{\text{WR}}$	I	10	Write input which enables the master CPU to write data and commands to the 8295. In the serial mode this pin must be tied to ground.	GP1, GP2	O	23,24	General purpose output pins.
$\overline{\text{RD}}$	I	8	Read input which enables the master CPU to read data and status. In the serial mode this pin must be tied to V _{CC} .	$\overline{\text{S}}_1\text{-}\overline{\text{S}}_7$	O	27-33	Solenoid drive outputs; active low.
$\overline{\text{CS}}$	I	6	Chip select input used to enable the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs except during DMA, active low.	STB	O	34	Solenoid strobe output. Used to determine duration of solenoids activation.
$\overline{\text{RESET}}$	I	4	Reset input, active low. After reset the 8295 will be set for 12 characters/inch single width printing, solenoid strobe at 320 msec.	$\overline{\text{TOF}}$	I	22	Top of form input, used to sense top of form signal for type T printer, active low.
PFEED	I	1	Paper feed input switch.	$\overline{\text{IRQ/SER}}$	I/O	36	In parallel mode it is an interrupt request input to the master CPU; in serial mode it should be strapped to ground.
HOME	I	39	Home input switch, used by the 8295 to detect that the print head is in the home position.	$\overline{\text{DRQ/CTS}}$	O	37	In the parallel mode used as DMA request output pin to indicate to the 8257 that a DMA transfer is requested; in the serial mode used as clear-to-send signal.
X ₁ , X ₂	I	2,3	Inputs for a crystal to set internal oscillator frequency. For proper operation use 6 MHz crystal.	$\overline{\text{DACK/SIN}}$	I/O	38	In the parallel mode used as DMA acknowledgement; in the serial mode, used as input for data.
$\overline{\text{PFM}}$	O	21	Paper feed motor drive, active low.	SYNC	O	11	Output signal which occurs once per instruction cycle (2.5 μsec with 6 MHz crystal); can be used as a reference clock.
				V _{CC}	—	9,40	+ 5V power supply.
				V _{DD}	—	26	+ 5V low power standby supply.
				GND	—	20	Circuit and supply ground.

PRELIMINARY
 Notice: This is preliminary data and is subject to change. Some parametric limits may not be guaranteed.



Microcomputer Development Systems 12

MICROCOMPUTER DEVELOPMENT SYSTEMS

TABLE OF CONTENTS

MICROCOMPUTER DEVELOPMENT SYSTEMS

Model 210 Inteltec® Series II Microcomputer Development System.....	12-3
Model 220 Inteltec® Series II Microcomputer Development System.....	12-6
Model 230 Inteltec® Series II Microcomputer Development System.....	12-10
Expansion Chassis Inteltec® Series II Microcomputer Development System.....	12-14
Model 770 Printer Inteltec® Series II Microcomputer Development System.....	12-16
Inteltec Printer.....	12-18
MCS-48 Diskette-Based Software Support Package.....	12-20
PL/M-80 High Level Programming Language Inteltec® Resident Compiler.....	12-22
MDS-311 8086 Software Development Package.....	12-25
FORTTRAN-80 8080/8085 ANS FORTRAN 77 Inteltec Resident Compiler.....	12-36
Basic-80 Extended ANS 1978 Basic Inteltec® Resident Interpreter.....	12-40
Inteltec® Single/Double Density Flexible Disk System.....	12-43
ISIS-II Diskette Operating System Microcomputer Development System.....	12-47
Inteltec Prompt 48 MCS-48 Microcomputer Design Aid.....	12-50
ICE-49 MCS-48 In-Circuit Emulator.....	12-56
ICE-80 8080 In-Circuit Emulator.....	12-61
ICE-85 MCS-85 In-Circuit Emulator.....	12-67
ICE-86 8086 In-Circuit Emulator.....	12-71
EM1 8021 Emulation Board.....	12-77
EM2 8022 Emulation Board.....	12-80
UPP-103 Universal PROM Programmer.....	12-83
SDK-85 MCS-85 System Design Kit.....	12-85
SDK-86 MCS-86 System Design Kit.....	12-91
SDK-C86 MCS-86 System Design Kit Software and Cable Interface to Inteltec® Development System.....	12-97
Insite User's Program Library.....	12-99
TEST AND INSTRUMENTATION SYSTEMS	
μScope 820 Microprocessor System Console.....	12-103
μScope Probe 8080A.....	12-108
μScope Probe 8085.....	12-110
MICROCOMPUTER TRAINING PROGRAMS.....	12-112



MODEL 210 INTELLEC SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Low cost development system for MCS-80, MCS-85, and MCS-48 microprocessor families

Compact four-slot chassis

Single LSI electronics board with CPU, 32K bytes RAM memory, and 4K bytes ROM memory

Self-test diagnostic capability

Eight-level nested, maskable priority interrupt system

Built-in interfaces for TTY, CRT, printer, high speed paper tape reader/punch and universal PROM programmer

Standard MULTIBUS with multiprocessor and DMA capabilities

ROM-based monitor, assembler, and editor

Compatible with standard Intellec/iSBC expansion modules

Software compatible with previous Intellec systems

The Model 210 Intellec Series II Microcomputer Development System is a low cost, fully supported development system providing basic hardware and software support for development of products based around Intel's MCS-80 or MCS-85 microprocessor families. Through optional software, this development capability can be extended to products based on the MCS-48 family of microprocessors. Using the user supplied system console (TTY or equivalent), the product designer may enter and correct a program source code, assemble, and begin execution, all using the Model 210 ROM-resident editor/assembler. MCS-80 and MCS-85 debugging is accomplished by means of system monitor debug commands. Completed programs may be punched to paper tape for loading into the user's system or programmed into PROM using the optional Intellec UPP-103 Universal PROM Programmer.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II Model 210 is a compact, 4-inch table-top chassis with a 4-slot cardcage, power supply, and two printed circuit cards. The CPU, interrupt, I/O, and bus interface circuitry are all fashioned from Intel's high technology LSI components and located on one PC board. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second PC board (the parallel I/O board — PIO) containing additional I/O interface logic is mounted on the rear panel. The remaining 3 slots in the cardcage are available for system expansion. A simplified block diagram of the IPB is shown in Figure 1.

System Components

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics, and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259 interrupt controller, the interrupt system may be user programmed to respond to individual needs.

Input/Output

IPB Serial Channels — The I/O subsystem in the Model 210 consists of two parts. Two serial channels are provided directly on the IPB itself. Each channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. One channel contains current loop adapters for teletype compatibility. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as the real-time clock for the entire system. I/O activity is signaled to the system through a second 8259

interrupt controller, operating in a polled mode, nested to the primary 8259.

PIO Interface Logic — The second part of the I/O subsystem consists of the interface logic provided on the PIO board itself. Utilizing Intel's UPI-41 programmable peripheral controller, the PIO board provides device interfaces for standard Intellec peripherals, including a printer, high speed paper tape reader, high speed paper tape punch, and Universal PROM programmer. Communication between the IPB and PIO is maintained over a separate 8-bit bidirectional data bus. Connectors for the four devices specified above, as well as the two serial channels, are mounted directly on the PIO.

Control

User control is maintained through a front panel consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front-panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259, as well as to the Intellec Series II bus.

MULTIBUS Capability

All Intellec Series II models implement the industry-standard MULTIBUS. MULTIBUS enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microprocessor family.

Software

All standard Model 210 software is ROM-based to eliminate costly delays of loading paper tape. The capabilities of the system monitor with its "self-test" diagnostics, text editor, and MCS-80/MCS-85 or MCS-48 ROM assemblers are described on pages 10-22 to 10-25 of this catalog.




Figure 1. Simplified Integrated Processor Board (IPB) Block Diagram for the Model 210 Intellec Series II Microcomputer Development System

SPECIFICATIONS

Host Processor (IPB)

8080A-2 based, operating at 2.600 MHz.

RAM — 32K, expandable to 64K with iSBC 032 RAM board (system monitor occupies 62K through 64K)

ROM — 4K (2K in monitor, 2K in boot/diagnostic), expandable with addition of 20K auxiliary ROM board containing text editor and assembler

Bus — MULTIBUS, maximum transfer rate of 5 MHz

Clocks — Host processor, crystal controlled at 2.6 MHz, bus clock, crystal controlled at 9.8304 MHz

Memory Access Time

RAM — 585 ns max

PROM — 450 ns max

I/O Interfaces

2 serial I/O channels, RS232C, at 110-9600 baud (asynchronous) or 150-56K baud (synchronous). Baud rates and serial format fully programmable using Intel 8251 USARTs. Serial channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

Interrupts

8-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

Direct Memory Access (DMA)

Standard capability on MULTIBUS; implemented for user selected DMA devices through optional DMA module — maximum transfer rate of 2 MHz.

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 4.81 in. (12.22 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 45 lb (20.5 kg)

Electrical Characteristics

DC Power Supply

Volts Supplied	Amps Supplied	Typical System Requirements
+ 5 ± 5%	24	3.5
+ 12 ± 5%	2.0	0.1
- 12 ± 5%	0.3	0.05
- 10 ± 5%	1.0	0.1

AC Requirements

50-60 Hz, 115/230V AC

Environmental Characteristics

Operating Temperature — 0°C to 35°C (95°F)

Equipment Supplied

Model 210 chassis

Integrated processor board (IPB)

Parallel I/O board (PIO)

ROM-resident system monitor

Auxiliary ROM board with MCS-80/MCS-85 assembler and text editor

PROM programming software (paper tape)

Assembler cross reference program (paper tape)

Reference Manuals

9800558 — A Guide to Microcomputer Development Systems (SUPPLIED)

9800557 — Intellec Series II Model 210 User's Guide (SUPPLIED)

9800555 — Intellec Series II Hardware Interface Manual (SUPPLIED)

9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)

9800605 — Intellec Series II System Monitor Source Listing (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

MDS-210 Intellec Series II Model 210 microcomputer development system.





MODEL 220 INTELLEC SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Complete microcomputer development system in one package for MCS-80, MCS-85, and MCS-48 microprocessor families

Single LSI electronics board with CPU, 32K bytes RAM memory, and 4K bytes ROM memory

Self-test diagnostic capability

Eight-level nested, maskable priority interrupt system

Built-in interfaces for high speed paper tape reader/punch, printer, and universal PROM programmer

Integral CRT with detachable upper/lower case typewriter-style full ASCII keyboard

Integral 250K-byte floppy disk with total storage capacity expandable to over 2M bytes


Powerful ISIS-II Diskette Operating System with relocating macroassembler, linker, and locator

Standard MULTIBUS with multi-processor and DMA capability

Compatible with standard Intellec/iSBC expansion modules

Software compatible with previous Intellec systems

The Model 220 Intellec Series II Microcomputer Development System is a complete microcomputer development system integrated into one compact package. It includes a CPU with 32K bytes of RAM memory, 4K bytes of ROM memory, a 2000-character CRT, detachable full ASCII keyboard with cursor controls and upper/lower case capability, and a 250K-byte floppy diskette drive. Powerful ISIS-II Diskette Operating System software allows the Model 220 to be used quickly and efficiently for assembling and debugging programs for Intel's MCS-80, MCS-85, or MCS-48 microprocessor families without the need for paper tape handling. ISIS-II performs all file handling operations for the user, leaving him free to concentrate on the details of his own application. When used in conjunction with an optional in-circuit emulator (ICE) module, the Model 220 provides all the hardware and software development tools necessary for the rapid development of a microcomputer-based product.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II Model 220 is a packaged, highly integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, single floppy diskette drive, and two printed circuit cards. A separate, full ASCII keyboard is connected with a cable.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt, and bus interface circuitry, fashioned from Intel's high-technology LSI components. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second, slave CPU card, is responsible for all remaining I/O control, including the CRT and keyboard interface and floppy disk control. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface, thus in effect creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU card communicates with the IPB over an 8-bit bidirectional data bus, thus leaving the remaining 5 slots in the cardcage available for system expansion. A block diagram of the IOC is shown in Figure 1.

System Components

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259 interrupt controller, the interrupt system may be user programmed to respond to individual needs.

Input/Output

IBP Serial Channels — The I/O subsystem in the Model 220 consists of two parts: the IOC card and two serial channels on the IPB itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or data terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259 interrupt controller, operating in a polled mode, nested to the primary 8259.

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interfaces for the CRT, keyboard, integral floppy disk and standard Intellec peripherals, including a printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, also an 8080A-2. This CPU controls all I/O operations, as well as supervising communications with the IPB. 8K bytes of ROM contain all I/O control firmware. 8K bytes of ROM are used for CRT screen refresh storage and the floppy disk buffer. These do not occupy any space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

Integral CRT Display — The CRT is a 12-inch raster scan-type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single chip, programmable CRT controller. The master processor on




Figure 1. I/O Controller (IOC) Block Diagram for the Model 220 Intellec Series II Microcomputer Development System

MPU SYSTEM

the IPB transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower-case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41 Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter-style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Floppy Disk Drive

The floppy disk drive is controlled by an Intel 8271 single chip, programmable floppy disk controller. It transfers data via an Intel 8257 DMA controller between an IOC RAM buffer and the diskette. The 8271 handles reading and writing of data, formatting diskettes, and reading status, all upon appropriate commands from the IOC microprocessor.

Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board performs similar functions to the UPI-41 on the PIO board in the Model 210. It provides interface for other

standard Intellec peripherals, including a printer, high speed paper tape reader, high speed paper tape punch, and universal PROM programmer. Communication between the IPB and IOC is maintained over a separate, 8-bit bidirectional data bus. Connectors for the devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front-panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259, as well as to the Intellec Series II bus.

MULTIBUS Capability

All Intellec Series II models implement the industry-standard MULTIBUS. MULTIBUS enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

Expansion

The Model 220 may be expanded to 64K of RAM and up to 2.25M bytes of on-line diskette storage.

SPECIFICATIONS

Host Processor (IPB)

8080A-2 based, operating at 2.600 MHz.

RAM — 32K, expandable to 64K with iSBC 032 RAM boards (system monitor occupies 62K through 64K)

ROM — 4K (2K in monitor, 2K in boot/diagnostic)

Bus — MULTIBUS, maximum transfer rate of 5 MHz

Clocks — Host processor, crystal controlled at 2.6 MHz, bus clock, crystal controlled at 9.8304 MHz

I/O Interfaces

2 Serial I/O Channels, RS232C, at 110-9600 baud (asynchronous) or 150-56K baud (synchronous). Baud rates and serial format fully programmable using Intel 8251 USARTs. Serial Channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

Interrupts

8-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

Direct Memory Access (DMA)

Standard capability on MULTIBUS; implemented for user selected DMA devices through optional DMA module — maximum transfer rate of 2 MHz.

Memory Access Time

RAM — 585 ns max

PROM — 450 ns max

Diskette

Diskette System Capacity — 250K bytes (formatted)

Diskette System Transfer Rate — 160K bits/sec

Diskette System Access Time

Track-to-Track: 10 ms max

Average Random Positioning: 260 ms max

Rotational Speed: 360 rpm

Average Rotational Latency: 83 ms max

Recording Mode: FM

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 15.81 in. (40.16 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 86 lb (39 kg)

MODEL 220

Keyboard

Width — 17.37 in. (44.12 cm)

Height — 3.0 in. (7.62 cm)

Depth — 9.0 in. (22.0 cm)

Weight — 6 lb (3 kg)

Electrical Characteristics

DC Power Supply

Volts Supplied	Amps Supplied	Typical System Requirements
+ 5 ± 5%	30.0	7.5
+ 12 ± 5%	2.5	0.2
- 12 ± 5%	0.3	0.05
- 10 ± 5%	1.5	0.15
+ 15 ± 5%	1.5	1.3*
+ 24 ± 5%	1.7	1.2*

*Not available on bus.

AC Requirements

50-60 Hz. 115/230V AC

Equipment Supplied

Model 220 chassis

Integrated processor board (IPB)

I/O controller board (IOC)

CRT and keyboard

250K-byte floppy disk drive

ROM resident system monitor

ISIS-II system diskette with MCS-80/MCS-85

macroassembler

Reference Manuals

9800558 — A Guide to Microcomputer Development Systems (SUPPLIED)

9800559 — Intellec Series II Installation and Service Manual (SUPPLIED)

9800306 — ISIS-II System User's Guide (SUPPLIED)

9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800555 — Intellec Series II Hardware Interface Manual (SUPPLIED)

9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)

9800605 — Intellec Series II System Monitor Source Listing (SUPPLIED)

9800554 — Intellec Series II Schematic Drawing (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
MDS-220	Intellec Series II Model 220 microcomputer development system (110V/60 Hz)
MDS-221	Intellec Series II Model 220 microcomputer development system (220V/50 Hz)



MODEL 230 INTELLEC SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Complete microcomputer development center for Intel MCS-80, MCS-85, and MCS-48 microprocessor families

LSI electronics board with CPU, RAM, ROM, I/O, and interrupt circuitry

64K bytes RAM memory

Self-test diagnostic capability

Eight-level nested, maskable priority interrupt system

Built-in interfaces for high speed paper tape reader/punch, printer, and universal PROM programmer

Integral CRT with detachable upper/lower case typewriter-style full ASCII keyboard

Powerful ISIS-II Diskette Operating System software with relocating macroassembler, linker, and locater

1 million bytes (expandable to 2.5M bytes) of diskette storage


Supports PL/M and FORTRAN high level languages

Standard MULTIBUS with multiprocessor and DMA capability

Compatible with standard Intellec/iSBC expansion modules

Software compatible with previous Intellec systems

The Model 230 Intellec Series II Microcomputer Development System is a complete center for the development of microcomputer-based products. It includes a CPU, 64K bytes of RAM, 4K bytes of ROM memory, a 2000-character CRT, a detachable full ASCII keyboard, and dual double density diskette drives providing over 1 million bytes of on-line data storage. Powerful ISIS-II Diskette Operating System software allows the Model 230 to be used quickly and efficiently for assembling and/or compiling and debugging programs for Intel's MCS-80, MCS-85, or MCS-48 microprocessor families without the need for handling paper tape. ISIS-II performs all file handling operations, leaving the user free to concentrate on the details of his own application. When used in conjunction with an optional in-circuit emulator (ICE) module, the Model 230 provides all the hardware and software development tools necessary for the rapid development of a microcomputer-based product.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II Model 230 is a packaged, highly integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, and five printed circuit cards. A separate, full ASCII keyboard is connected with a cable. A second chassis contains two floppy disk drives capable of double-density operation along with a separate power supply, fans, and cables for connection to the main chassis. A block diagram of the Model 230 is shown in Figure 1.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt and bus interface circuitry fashioned from Intel's high technology LSI components. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second slave CPU card is responsible for all remaining I/O control including the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface logic, thus, in effect, creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU


card communicates with the IPB over an 8-bit bidirectional data bus.

Memory and Control Cards — In addition, 32K bytes of RAM (bringing the total to 64K bytes) is located on a separate card in the main cardcage. Fabricated from Intel's 16K RAMs, the board also contains all necessary address decoding and refresh logic. Two additional boards in the cardcage are used to control the two double-density floppy disk drives.

Expansion — Two remaining slots in the cardcage are available for system expansion. Additional expansion of 4 slots can be achieved through the addition of an Intellec Series II expansion chassis.

System Components

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259 interrupt controller, the interrupt system may be user programmed to respond to individual needs.



MPU SYSTEM

Figure 1. Intellec Series II Model 230 Microcomputer Development System Block Diagram

Input/Output

IPB Serial Channels — The I/O subsystem in the Model 230 consists of two parts: the IOC card and two serial channels on the IPB itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259 interrupt controller, operating in a polled mode nested to the primary 8259.

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interface for the CRT, keyboard, and standard Intellec peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, also an 8080A-2. The CPU controls all I/O operations as well as supervising communications with the IPB. 8K bytes of ROM contain all I/O control firmware. 8K bytes of RAM are used for CRT screen refresh storage. These do not occupy space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

Integral CRT

Display — The CRT is a 12-inch raster scan type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single chip programmable CRT controller. The master processor on the IPB transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41 Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board performs similar functions to the UPI-41 on the PIO board in the Model 210. It provides interface for other standard Intellec peripherals including a printer, high speed paper tape reader, high speed paper tape punch,

and universal PROM programmer. Communication between the IPB and IOC is maintained over a separate 8-bit bidirectional data bus. Connectors for the four devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259, as well as to the Intellec Series II bus.

Diskette System

The Intellec Series II double density diskette system provides direct access bulk storage, intelligent controller, and two diskette drives. Each drive provides 1/2 million bytes of storage with a data transfer rate of 500,000 bits/second. The controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec Series II system bus, as well as supporting up to four diskette drives. The diskette system records all data in soft sector format. The diskette system is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

Diskette Controller Boards — The diskette controller consists of two boards, the channel board and the interface board. These two PC boards reside in the Intellec Series II system chassis and constitute the diskette controller. The channel board receives, decodes and responds to channel commands from the 8080A-2 CPU in the Model 230. The interface board provides the diskette controller with a means of communication with the diskette drives and with the Intellec system bus. The interface board validates data during reads using a cyclic redundancy check (CRC) polynomial and generates CRC data during write operations. When the diskette controller requires access to Intellec system memory, the interface board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The interface board also acknowledges I/O commands as required by the Intellec bus. In addition to supporting a second set of double density drives, the diskette controller may co-reside with the Intel single density controller to allow up to 2.5 million bytes of on-line storage.

MULTIBUS Capability

All Intellec Series II models implement the industry standard MULTIBUS. MULTIBUS enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

SPECIFICATIONS

Host Processor (IPB)

RAM — 64K (system monitor occupies 62K through 64K)

ROM — 4K (2K in monitor, 2K in boot/diagnostic)

Diskette System Capacity (Basic Two Drives)

Unformatted

Per Disk: 6.2 megabits

Per Track: 82.0 kilobits

Formatted

Per Disk: 4.1 megabits

Per Track: 53.2 kilobits

Diskette Performance

Diskette System Transfer Rate — 500 kilobits/sec

Diskette System Access Time

Track-to-Track: 10 ms

Head Settling Time: 10 ms

Average Random Positioning Time — 260 ms

Rotational Speed — 360 rpm

Average Rotational Latency — 83 ms

Recording Mode — M²FM

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 15.81 in. (40.16 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 73 lb (33 kg)

Keyboard

Width — 17.37 in. (44.12 cm)

Height — 3.0 in. (7.62 cm)

Depth — 9.0 in. (22.86 cm)

Weight — 6 lb (3 kg)

Dual Drive Chassis

Width — 16.88 in. (42.88 cm)

Height — 12.08 in. (30.68 cm)

Depth — 19.0 in. (48.26 cm)

Weight — 64 lb (29 kg)

Electrical Characteristics

DC Power Supply

Volts Supplied	Amps Supplied	Typical System Requirements
+ 5 ± 5%	30	14.25
+ 12 ± 5%	2.5	0.2
- 12 ± 5%	0.3	0.05
- 10 ± 5%	1.5	15
* + 15 ± 5%	1.5	1.3
* + 24 ± 5%	1.7	

*Not available on bus.

AC Requirements — 50/60 Hz, 115/230V AC

Environmental Characteristics

Operating Temperature — 0° to 35°C (95°F)

Equipment Supplied

Model 230 chassis

Integrated processor board (IPB)

I/O controller board (IOC)

32K RAM board

CRT and keyboard

Double density floppy disk controller (2 boards)

Dual drive floppy disk chassis and cables

2 floppy disk drives (512K byte capacity each)

ROM-resident system monitor

ISIS-II system diskette with MCS-80/MCS-85 macroassembler

Reference Manuals

9800558 — A Guide to Microcomputer Development Systems (SUPPLIED)

9800550 — Intellec Series II Installation and Service Guide (SUPPLIED)

9800306 — ISIS-II System User's Guide (SUPPLIED)

9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800555 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)

9800292 — ISIS-II 8080/8085 Assembler Operator's Manual (SUPPLIED)

9800605 — Intellec Series II Systems Monitor Source Listing (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.



ORDERING INFORMATION

Part Number Description

MDS-230 Intellec Series II Model 230 microcomputer development system (110V/60 Hz)

MDS-231 Intellec Series II Model 230 microcomputer development system (220V/50 Hz)



EXPANSION CHASSIS INTELLEC SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Four expansion slots for Intellec Series II systems

Internal power supply


Snug fit beneath all Intellec Series II units

Cable connectable to main Intellec bus

Standard Intellec MULTIBUS with multi-processor and DMA capability

Compatible with standard Intellec/iSBC expansion modules

The Intellec Series II Expansion Chassis provides four expansion slots for use with Intellec Series II microcomputer development systems. With its own separate power supply, the expansion chassis may be fully loaded with any boards needed to expand a user's Intellec Series II system. With the addition of the expansion chassis, Intellec Series II Models 220 and 230 contain a total of ten slots, sufficient for any configuration Intellec Series II system. The Intellec Series II Expansion Chassis is a compact chassis with a four slot cardcage, power supply, fans, and cable assemblies. It is designed to fit under any Intellec Series II system, connect directly to the system bus through an opening in the top of the chassis, and provide additional slots for the system users. The power supply is linked directly to the main chassis power supply, allowing power to flow to both chassis when the main power is turned on.



MPU
SYSTEM

EXPANSION CHASSIS

SPECIFICATIONS

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 4.81 in. (17.22 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 42 lb. (19 kg)

Electrical Characteristics

DC Power Supply

Volts Supplied	Amps Supplied	System Requirements
+ 5 ± 5%	24	None
+ 12 ± 5%	2.0	None
- 12 ± 5%	0.3	None
- 10 ± 5%	1.0	None

AC Requirements — 50-60 Hz, 115/230V AC

Environmental Characteristics

Operating Temperature — 0° to 35°C (95°F)

Equipment Supplied

Expansion chassis

Cables

Reference Manuals

9800550 — Intellec Series II Installation and Service Guide (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
MDS-201	Intellec Series II expansion chassis



MODEL 770 PRINTER INTELLEC SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM

Provides low cost, hard copy printer for CRT-based systems

Offers 5 × 7 dot matrix character format


Prints original plus four copies

Provides for rear or bottom tractor feed

Prints 60 characters per seconds (21-90 lines per minute)

Provides adjustable line width from 80 to 132 columns on 8½ inch line

The Intellec Series II Microcomputer Development System Model 770 Printer is a low cost, hard copy printer designed for use with CRT-based Intellec Series II and Intellec microcomputer development systems. Unidirectional printing at 60 characters per second makes the Model 770 an ideal printer for microcomputer-based system designers with small to medium printing requirements. The 8½-inch line width may be filled with 80 to 132 characters by varying the character size. The printer uses standard fanfold paper through a tractor-feed mechanism to produce an original and up to four copies. Paper can be fed from either the bottom or the rear of the printer for versatility in any lab environment.



MODEL 770 PRINTER

SPECIFICATIONS

Printing Method

Impact, character-by-character printing, one line character buffer.

Printing Rate

Characters — 60 cps

Full Lines — 21 @ 80 characters/line, 90 @ 20 characters/line

Transmission Rate

Parallel — Up to 75,000 cps

Character Structure

5 × 7 dot matrix, 10 point type equivalent

Code

USASCII — 64 characters printed

Switch Controls

On-Off

Indicators

Paper Out

Format

80 to 132 characters per line, variable.

10 to 165 characters per inch, operator adjustable.

6 lines per inch.

Paper Feed

Tractor Feed — 5.5 ips slew

Paper

Standard sprocketed paper, 8½ in. to 9½ in. paper width

Number of Copies

Original plus up to four carbon copies

Physical Characteristics

Width — 24.5 in. (62.2 cm)

Height — 7.0 in. (17.8 cm)

Depth — 18.0 in. (45.7 cm)

Weight — 60 lb (27 kg)

Electrical Characteristics

50-60 Hz, 110/230V AC ± 10%

Environmental Characteristics

Temperature — Operating: -40° to 100°F (5° to 40°C),
Storage: -40° to 160°F (-40° to 50°C)

Humidity — Operating: 5% to 90% (no condensation),
Storage: 0% to 95% (no condensation)

ORDERING INFORMATION

Part Number	Description
MDS-770	60 CPS printer (110V/60 Hz)
MDS-771	60 CPS printer (220V/50 Hz)



INTELLEC PRINTER

Provides listing of hard copy output at 55 lines per minute

Switch selectable to 80 or 132 characters per 8½-inch line


Employs 5 × 7 dot matrix with standard 2-channel, vertical control format

Prints up to four copies on standard 8½-inch fanfold paper

Provides automatic on-off motor switch for quiet operation

Provides optional finished metal stand and paper takeup tray

The Intellec Printer provides hard copy listings at 10 to 16 times the speed of a teleprinter. The automatic on-off motor control allows the user to maintain a low noise environment and yet send information to the Intellec system console without additional manipulation of line printer switches. The user may select a column width of 80 characters per line (10 characters per inch) or 132 characters per line (16.5 characters per inch) either manually or under program control. Top of page spacing capability is available under user programmable format control. The printer uses standard 8½-inch fanfold paper and can produce up to four carbon copies along with the original. Paper may be fed either from the bottom or from the rear of the printer for versatility in any lab environment.



SPECIFICATIONS

Printing Method

Impact, character-by-character printing, one line character buffer

Printing Rate

Characters — 100 or 165 cps

Full Lines — 55 lines per minute (80- or 132-character line)

Transmission Rate

Parallel — Up to 75,000 characters per second

Data Input

Parallel

Character Structure

5 × 7 dot matrix, 10-point type equivalent

Code

USASCII — 64 characters printed

Switch Controls

On/off

Select

Forms override

Normal/condensed top of form

Indicators

Paper out

Select

Manual Controls

Form thickness

Paper advance knob

Buffer

One line character buffer

Format

80 or 132 characters maximum per line, 6 lines per inch

Paper Feed

Sprocket fed, 4 I.P.S. slew, adjustable to 9½-in. width

Paper

Standard sprocketed paper

Number of Copies

Original and up to four carbon copies

Warranty

The MDS-PRN is warranted against defects in materials and workmanship for a period of one (1) year on mechanical parts, 90 days on electrical parts, and 45 days on labor.

Physical Characteristics

Width — 23.25 in. (59.1 cm)

Height — 12.75 in. (32.4 cm)

Depth — 18.75 in. (47.6 cm)

Weight — 66 lb (30.2 kg)

Electrical Characteristics

115V AC ± 10%, 60 Hz (or 230V AC ± 10%, 50 Hz as option)

Environmental Characteristics

Temperature — 40° to 100°F, operating; - 40° to 160°F, storage

Humidity — 5% to 90% (no condensation) operating; 0% to 95% (no condensation) storage

Optional Equipment

MDS-STD finished metal stand and paper tray

Reference Manuals

None

ORDERING INFORMATION

Part No.	Description
MDS-PRN	Printer unit
MDS-STD	Stand and paper tray



MCS-48 DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

Extends Intel microcomputer development system to support MCS-48 development

Takes advantage of powerful ISIS-II file handling and storage capabilities

MCS-48 assembler provides conditional assembly and macro capability

Provides assembler output in standard Intel hex format

The MCS-48 Diskette-Based Software Support Package is provided with the Intel ISIS-II system diskette and contains both the MCS-48 assembler and the diskette version of the universal PROM mapper. The assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes, and provides both conditional and macroassembler programming. Output may be loaded either to an ICE-48 module for debugging or into an Intel microcomputer development system for 8748 PROM programming using the universal PROM programmer.



MPU
SYSTEM

MCS-48 DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

FUNCTIONAL DESCRIPTION

The MCS-48, a software support assembler package, is provided with the ISIS-II system diskette and contains both the MCS-48 assembler and the diskette version of the universal PROM mapper. The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. The ability to refer to program addresses with symbolic names eliminates the errors of hand translation and makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify which portions of the master source document should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices. Macro capability allows the programmer use of a single label to define a routine. The MCS-48 assembler will assemble the code required by the reserved routine whenever the macro label is inserted in the text. Output from the assembler is in standard Intel hex format. It may be either loaded directly to an in-circuit emulator (ICE-48) module for integrated hardware/software debugging, or loaded into an Intel development system for 8748 PROM programming using the universal PROM programmer. A sample assembly listing is shown in Table 1.

ISIS-II 8048 MACROASSEMBLER, V1.0		PAGE 1	
LOC	OBJ	SEQ	SOURCE STATEMENT
		1	.DECIMAL ADDITION ROUTINE. ADD BCD NUMBER
		2	.AT LOCATION 'BETA' TO BCD NUMBER AT 'ALPHA' WITH
		3	.RESULT IN 'ALPHA'. LENGTH OF NUMBER IS 'COUNT' DIGIT
		4	.PAIRS. (ASSUME BOTH BETA AND ALPHA ARE SAME LENGTH
		5	.AND HAVE EVEN NUMBER OF DIGITS OR MSD IS 0 IF
		6	.ODD)
		7	.INIT MACRO AUGND.ADDND,CNT
		8	MOV RD,#AUGND
		9	LT: MOV R1,#ADDND
		10	MOV R2,#CNT
		11	ENDM
		12	
0001E		13	ALPHA EQU 30
0028		14	BETA EQU 40
0032		15	COUNT EQU 5
0100		16	ORG 100H
		17	INIT ALPHA,BETA,COUNT
0100	B81E	18+	MOV RD,#ALPHA
0102	892B	19+	MOV R1,#BETA
0104	BA32	20+	MOV R2,#COUNT
0106	97	21	CLR C
0107	F0	22	LP: MOV A,@R0
0109	71	23	ADDC A,@R1
0109	57	24	DA A
010A	A1	25	MOV @R0,A
010B	18	26	INC RD
010C	19	27	INC R1
010D	EA07	28	DJNZ R2,LP
			END
			USER SYMBOLS
ALPHA	0001E	BETA 0028	COUNT 0005 LP 0107
L1	0102		
ASSEMBLY COMPLETE. NO ERRORS			
ISIS-II ASSEMBLER SYMBOL CROSS REFERENCE, V1.0		PAGE 1	
SYMBOL CROSS REFERENCE			
ALPHA	13#	17	
BETA	14#	17	
COUNT	15#	17	
INIT	7#	17	
L1	1#	17	
LP	22#	28	

Table 1. Sample MCS-48 Diskette-Based Assembly Listing

SPECIFICATIONS

Operating Environment

Required Hardware

Intel microcomputer development system
System console
Intel diskette operating system
32K RAM (absolute assembler)
48K RAM (macro assembler)

Optional Hardware

Universal PROM programmer

Shipping Media

Diskette

Reference Manuals

9800255 — MCS-48/UPI-41 Assembly Language Programming Manual (SUPPLIED)

9800236 — Universal PROM Mapper Operator's Manual (SUPPLIED)

9800306 — ISIS-II User's Guide (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Product Code Description

MDS-D48 Diskette-based assembler for MCS-48 family of microprocessors



PL/M-80 HIGH LEVEL PROGRAMMING LANGUAGE INTELLEC RESIDENT COMPILER

Provides resident operation on Intellec Microcomputer Development System and Intellec Series II microcomputer development systems

Speeds project completion with increased programmer productivity

Produces relocatable and linkable object code


Cuts software development and maintenance costs

Sophisticated code optimization reduces application memory requirements

Improves product reliability with simplified language and consequent error reduction

Eases enhancement as system capabilities expand

The PL/M-80 High Level Programming Language Intellec Resident Compiler is an advanced, high level programming language for Intel 8080 and 8085 microprocessors, iSBC-80 OEM computer systems, and Intellec microcomputer development systems. PL/M has been substantially enhanced since its introduction in 1973 and has become one of the most effective and powerful microprocessor systems implementation tools available. It is easy to learn, facilitates rapid program development and debugging, and significantly reduces maintenance costs. PL/M is an algorithmic language in which program statements naturally express the algorithm to be programmed, thus freeing programmers to concentrate on system development rather than assembly language details (such as register allocation, meanings of assembler mnemonics, etc.). The PL/M compiler efficiently converts free-form PL/M programs into equivalent 8080/8085 instructions. Substantially fewer PL/M statements are necessary for a given application than would be using assembly language or machine code. Since PL/M programs are problem oriented and thus more compact, programming in PL/M results in a high degree of productivity during development efforts, resulting in significant cost reduction in software development and maintenance for the user.



MPU
SYSTEM

Simpler Project Development — because the Intellec microcomputer development system with resident PL/M-80 is all that is needed for developing and debug-

ging software for 8080 and 8085 microcomputers, and the use of expensive (and remote) timesharing or large computers is consequently not required.

		\$OBJECT(:F1:FACT.OB2)
		\$DEBUG
		\$XREF
		\$TITLE('FACTORIAL GENERATOR — PROCEDURE')
		\$PAGEWIDTH(80)
1		FACT:
		DO;
2	1	DECLARE NUMCH BYTE PUBLIC;
3	1	FACTORIAL: PROCEDURE (NUM,PTR) PUBLIC;
4	2	DECLARE NUM BYTE, PTR ADDRESS;
5	2	DECLARE DIGITS BASED PTR (161) BYTE;
6	2	DECLARE (I,C,M) BYTE;
7	2	NUMCH = 1; DIGITS(1) = 1;
9	2	DO M = 1 TO NUM;
10	3	C = 0;
11	3	DO I = 1 TO NUMCH;
12	4	DIGITS(I) = DIGITS(I)*M + C;
13	4	C = DIGITS(I)/10;
14	4	DIGITS(I) = DIGITS(I) — 10*C;
15	4	END;
16	3	IF C<>0 THEN
17	3	DO;
18	4	NUMCH = NUMCH + 1; DIGITS(NUMCH) = C;
20	4	C = DIGITS(NUMCH)/10;
21	4	DIGITS(NUMCH) = DIGITS(NUMCH) — 10*C;
22	4	END
		END;
24	2	END FACTORIAL;
25	1	END;

Table 1. PL/M-80 Compiler Sample Factorial Generator Procedure

SPECIFICATIONS

Operating Environment

Required Hardware

Intellec microcomputer development system
65K bytes of memory
Dual diskette drives
System console — teletype

Optional Hardware

CRT as system console
Line printer

Required Software — ISIS-II diskette operating system

Shipping Media

Diskette

Reference Manuals

980026 — PL/M-80 Programming Manual (SUPPLIED)
9800300 — ISIS-II PL/M-80 Compiler Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Product Code Description

MDS-PLM High level language compiler.



MDS-311 8086 SOFTWARE DEVELOPMENT PACKAGE

PL/M-86 high level programming language

ASM86 assembler for 8086 assembly language programming

CONV86 converter for conversion of 8080/8085 assembly language source code to 8086 assembly language source code

LINK86, LOC86 and QRL86 link and relocation utilities


OH86 object-to-hexadecimal converter

LIB86 library manager

The 8086 software development package provides a set of software development tools for the 8086 microprocessor and iSBC 86/12 single board computer. The package operates under the ISIS-II operating system on Intellec® Microcomputer Development Systems—Model 800 or Series II—thus minimizing requirements for additional hardware or training for Intel Microcomputer Development System users.

The package permits 8080/8085 users to efficiently convert existing programs into 8086 object code from either 8080/8085 assembly language source code or PL/M-80 source code.

For the new Intel Microcomputer Development System user, the package operating on an Intellec Model 230 Microcomputer Development System provides total 8086 software development capability.



MPU
SYSTEM

PL/M-86 HIGH LEVEL PROGRAMMING LANGUAGE

Sophisticated new compiler design allows user to achieve maximum benefits of 8086 capabilities

Language is upward compatible from PL/M-80, assuring MCS™-80/85 design portability

Supports 16-bit signed integer and 32-bit floating point arithmetic

Produces relocatable and linkable object code

Supports full extended addressing features of the 8086 microprocessor

Sophisticated code optimization assures efficient code generation and minimum application memory utilization

Like its counterpart for MCS™-80/85 program development, PL/M-86 is an advanced structured high level programming language. PL/M-86 is a new compiler created specifically for performing software development for the Intel® 8086 Microprocessor.

PL/M-86 has significant new capabilities over PL/M-80 that take advantage of the new facilities provided by the 8086 microprocessor, yet the PL/M-86 language remains downward compatible with PL/M-80.

With the exception of interrupts, hardware flags, and time-critical code sequences, PL/M-80 programs may be recompiled under PL/M-86 with little or no conversion required. PL/M-86, like PL/M-80, is easy to learn, facilitates rapid program development, and reduces program maintenance costs.

PL/M is a powerful, structured high level algorithmic language in which program statements can naturally express the program algorithm. This frees the programmer to concentrate on the system implementation without concern for burdensome details of assembly language programming (such as register allocation, meanings of assembler mnemonics, etc.).

The PL/M-86 compiler efficiently converts free-form PL/M language statements into equivalent 8086 machine instructions. Substantially fewer PL/M statements are necessary for a given application that if it were programmed at the assembly language or machine code level.

Since PL/M programs are implementation problem oriented and more compact, use of PL/M results in a high degree of engineering productivity during project development. This translates into significant reductions in initial software development and follow-on maintenance costs for the user.

FEATURES

Major features of the Intel PL/M-86 compiler and programming language include:

- **Supports Five Data Types**

- Byte: 8-bit unsigned number
- Word: 16-bit unsigned number
- Integer: 16-bit signed number
- Real: 32-bit floating point number
- Pointer: 16-bit or 32-bit memory address indicator

- **Two Data Structuring Facilities**

- Array: Indexed list of same type data elements
- Structure: Named collection of same or different type data elements
- Combinations of Each: Arrays of structures or structures of arrays

- **Block Structure**

- Permits use of structured programming techniques

- **Relocatable and Linkable Object Code**

- Permits PL/M-86 programs to be developed and debugged in small modules. These modules can be easily linked with other modules and/or library routines to form a complete application system.

- **Built-In String Handling Facilities**

- Operates on byte strings or word strings
- Six Functions: MOVE, COMPARE, TRANSLATE, SEARCH, SKIP, and SET

- **Automatic Support for 8086 Extended Addressing**

- Three compiler options offer a separate model of computation for programs from 128K bytes to 1-Megabyte in size
- Language transparency for extended addressing

- **Support for ICE-86™ and Symbolic Debugging**

- Debug option for inclusion of symbol table in object modules for In-Circuit Emulation with symbolic debugging

- **Numerous Compiler Options**

- A host of 26 compiler options including:
 - Conditional compilation
 - Included file or copy facility
 - Two levels of optimization
 - Intra-module and inter-module cross reference
 - Arbitrary placement of compiler and user files on any available combination of disk drives

- **Reentrant and Interrupt Procedures**

- May be specified as user options

BENEFITS

PL/M-86 is designed to be an efficient, cost-effective solution to the special requirements of 8086 Microcomputer Software Development, as illustrated by the following benefits of PL/M-86 use:

- **Low Learning Effort** — PL/M-86 is easy to learn and to use, even for the novice programmer.
- **Earlier Project Completion** — Critical projects are completed much earlier than otherwise possible because PL/M-86, a structured high-level language, increases programmer productivity.
- **Lower Development Cost** — Increases in programmer productivity translate immediately into lower software development costs because less programming resources are required for a given programmed function.
- **Increased Reliability** — PL/M-86 is designed to aid in the development of reliable software (PL/M-86 programs are simple statements of the program algorithm). This substantially reduces the risk of costly correction of errors in systems that have already reached full production status, as the more simply stated the program is, the more likely it is to perform its intended function.
- **Easier Enhancements and Maintenance** — Programs written in PL/M tend to be self-documenting, thus easier to read and understand. This means it is easier to enhance and maintain PL/M programs as the system capabilities expand and future products are developed.
- **Simpler Project Development** — The Intellec® Development Systems offer a cost-effective hardware base for the development of 8086 designs. PL/M-86 and other elements of ISIS-II and the 8086 Software Development Package are all that is needed for development of software for the 8086 microcomputer and iSBC 86/12 single board computer. This further reduces development time and costs because expensive (and remote) time sharing of large computers is not required. Present users of Intel Intellec® Development Systems can begin to develop 8086 designs without expensive hardware reinvestment or costly retraining.

SAMPLE PROGRAM

STATISTICS: DO;

/*The procedure in this module computes the mean and variance of an array of data, X, of length N + 1, according to the method of Kahan and Parlett (University of California, Berkeley, Memo no. UCB/ERL M77/21.*/

STAT: PROCEDURE(X\$PTR,N,MEAN\$PTR,VARIANCE\$PTR) PUBLIC;

DECLARE (X\$PTR,MEAN\$PTR,VARIANCE\$PTR) POINTER,
X BASED X\$PTR (1) REAL,
N INTEGER,
MEAN BASED MEAN\$PTR REAL,
VARIANCE BASED VARIANCE\$PTR REAL,
(M,Q,DIFF) REAL,
I INTEGER;

M = X(0);

Q = 0.0;

DO I = 1 TO N;
DIFF = X(I) - M;
M = M + DIFF/FLOAT(I + 1);
Q = Q + DIFF*DIFF*FLOAT(I)/FLOAT(I + 1);
END;

MEAN = M;

VARIANCE = Q/FLOAT(N);

END STAT;

END STATISTICS;

ASM86 ASSEMBLER

A new assembler that encourages well-designed and well-structured programs

Powerful "EQU" (equate) facility allows complex expressions to be represented as a single symbol

ASM86 is highly mnemonic and compact, with most mnemonics representing several distinct machine instructions

Enhanced data handling capabilities

ASM86 will generate optimal code

Fully detailed set of error messages

The 8086 assembly language is "strongly typed". This means it performs extensive checks on the usage of variables and labels. The assembler uses the attributes which are derived explicitly when a variable or label is first declared, then makes sure that each use of a symbol in later instructions conforms to the usage defined for that symbol when it was declared.

Compared to earlier assemblers, ASM86 supports substantially improved flexibility in data definition and manipulation:

- RECORDS
- PROCEDURES
- ARRAYS

Its capabilities allow very sophisticated goals and significantly simplified coding to be achieved with a straightforward use of the language.

For example a data RECORD smaller than a word may be defined as a collection of named bit-fields and operators for manipulating these subfields are automatically defined when the record is declared. Bit-fields within a record may be referenced directly by name.

Powerful string manipulation instructions permit direct transfers to or from memory or the accumulator. They can be prefixed with a repeat operator for repetitive execution with a count-down and a condition test. These operations automatically decrement or increment the relevant indexes to memory, depending on the direction flag.

The assembler fully supports the 8086 addressing modes by providing for complex address expressions involving base and index registers and field offsets. A powerful EQU facility allows the use of simplified synonyms for complicated expressions which may occur throughout a module.

The 8086 assembly language includes approximately 100 instruction mnemonics. From these few mnemonics, the assembler can generate over 3,800 distinct machine instructions. These instructions are differentiated by the assembler's ability to evaluate the "TYPE" of the operands to the instruction and then generate the proper machine instruction. ASM86 will generate the shortest machine instruction possible given no forward referencing or given explicit information as to the characteristics of the forward referenced symbol.

ASM86 provides a detailed set of error messages which may appear both in the regular list file and the error print file. As a debugging feature, the list file may include a detailed listing of the user symbol table.

ASM86 allows the user power and flexibility, and is fully compatible with LINK86, LOC86, QRL86 and LIB86. The ASM86 operator's manual includes details on linking ASM86 programs with programs written in PL/M-86.

ASM86 implements directives which reflect the high level orientation of the 8086 architecture.

ASM86 assembles code significantly faster than ASM80 V2.0.

CONV 86

MCS-80/85 to MCS-86 ASSEMBLY LANGUAGE CONVERTER UTILITY PROGRAM

Translates 8080/8085 Assembly Language Source Code to 8086 Assembly Language Source Code

Provides a fast and accurate means to convert 8080/8085 programs to the 8086, facilitating program portability.

Automatically generates proper ASM-86 directives to set up a "virtual 8080" environment that is compatible with PL/M-86.

In support of Intel's commitment to software portability, CONV86 is offered as a tool to move 8080/8085 programs to the 8086. A comprehensive manual, "MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users" (9800642), covers the entire conversion process. Detailed methodology of the conversion process is fully described therein.

CONV86 will accept as input an error-free 8080/8085 assembly-language source file and optional controls, and produce as output, optional PRINT and OUTPUT files.

The PRINT file is a formatted copy of the 8080/8085 source and 8086 source file with embedded caution messages.

The OUTPUT file is an 8086 source file.

CONV86 issues a caution message when it detects a potential problem in the converted 8086 code.

A transliteration of the 8080/8085 programs occurs, with each 8080/8085 construct mapped to its exact 8086 counterpart:

- Registers
- Condition flags
- Instructions
- Operands
- Assembler directives
- Assembler control lines


Because CONV86 is a transliteration process, there is the possibility of as much as a 15%-20% code expansion over the 8080/8085 code. For compactness and efficiency it is recommended that critical portions of programs be re-coded in 8086 assembly language.

Also, as a consequence of the transliteration, some manual editing may be required for converting instruction sequences dependent on:

- | | |
|--|--|
| <ul style="list-style-type: none"> -instruction length, timing, or encoding -interrupt processing -PL/M parameter passing conventions | } for these are suggested in the converter manual. |
|--|--|

The set directive, macro definitions, macro calls, and conditional assembly directives are not supported by Version V1.0 of the 8086 Assembler. Appendix F of the MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users contains instructions for converting 8080/8085 programs containing these features, by using the macro expansion printed in the 8080/8085 assembler listing.

The accompanying diagram illustrates the flow of the conversion process. Initially, the abstract program may be represented in 8080/8085 or 8086 assembly language to execute on that respective target machine. The conversion process is porting a source destined for the 8080/8085 to the 8086 via CONV86.



PORTING 8080/8085 SOURCE CODE TO THE 8086

LINK86

Automatic combination of separately compiled or assembled 8086 programs into a relocatable module

Automatic selection of required modules from specified libraries to satisfy symbolic references

Extensive debug symbol manipulation; the user is allowed the choices of line number and local symbol deletion and may selectively purge definitions of public symbols

Automatic generation of a summary map giving results of the LINK86 process

Abbreviated control syntax

Relocatable modules may be merged into a single module suitable for inclusion in a library

Supports “incremental” linking

LINK86 combines object modules specified in the LINK86 input list into a single output module. LINK86 combines segments from the input modules according to the order in which the modules are listed.

Support for incremental linking is provided since an output module produced by LINK86 can be an input to another link. At each stage in the incremental linking process, unneeded public symbols may be purged.

LINK86 will link any valid set of input modules without any controls. However, controls are available to control the output of diagnostic information in the LINK86 process and to control the content of the output module.

LINK86 allows the user to create a large program as the combination of several smaller, separately compiled modules. After development and debugging of these component modules the user can link them together, locate them using LOC86, and enter final testing with much of the work accomplished.

LOC86

Automatic and independent relocation of segments. Segments may be relocated to best match users memory configuration

Extensive debug symbol manipulation, allowing line numbers, local symbols, and public symbols to be purged and listed selectively

Automatic generation of a summary map giving starting address, segment addresses and lengths, and debug symbols and their addresses

Extensive capability to manipulate the order and placement of segments in 8086 memory

Abbreviated control syntax

Relocatability allows the programmer to code programs or sections of programs without having to know the final arrangement of the object code in memory.

LOC86 converts relative addresses in an input module to absolute addresses. LOC86 orders the segments in the input module and assigns absolute addresses to the segments. The sequence in which the segments in the input module are assigned absolute addresses is determined by their order in the input module and the controls supplied with the command.

LOC86 will relocate any valid input module without any controls. However, controls are available to control the output of diagnostic information in the LOC86 process, to control the content of the output module, or both.

The program you are developing will almost certainly use some mix of random access memory (RAM), read-only memory (ROM), and/or programmable read-only memory (PROM). Therefore, the location of your program affects both cost and performance in your application. The relocation feature allows you to develop your program on the Intel development system and then simply relocate the object code to suit your application.

QRL86

Combination linkage and relocation tool

QRL86 purges unsatisfied externals while LINK86 and LOC86 allow them to be kept for future processing

Combines object modules and converts relative addresses to absolute addresses in a single step

QRL86 provides 25% faster turnaround than LINK86 and LOC86, but does not have as wide a range of controls:

- Incremental linking
- Selective purge of publics

QRL86 can be used for quick turnaround during development, whereas the extra capabilities of LINK86 and LOC86 may be needed to finalize the product at the end of development

QRL86 controls give the capability of changing the order and placement of segments in memory

QRL86 combines object modules and converts relative addresses to absolute addresses in a single step. The segment is the fundamental unit with which linkage and relocation functions work. First, segments are combined, then absolute addresses are assigned to segments. Addresses that are referenced relative to the beginning of a segment are translated to absolute memory address references.

The modules to be combined are specified in a list in the QRL86 command. In general, QRL86 will link and locate any set of valid input modules without any controls. However, controls are available for you to modify the manner in which QRL86 links and locates and to control the output of information in the process.

OH86

OH86 command converts an 8086 absolute object module to symbolic hexadecimal format

Converts an absolute module to a more readable format that can be displayed on a CRT or printed for debugging

Facilitates preparing a file for later loading by a symbolic hexadecimal loader, such as the iSBC Monitor or Universal PROM Mapper

The OH86 command converts an 8086 absolute object module to the hexadecimal format. This conversion may be necessary to format a module for later loading by a hexadecimal loader such as the iSBC 86/12 monitor or Universal Prom Mapper. The conversion may also be made to put the module in a more readable format that can be displayed or printed.

The module to be converted must be in absolute format; the output from the QRL86 and LOC86 is in absolute format.

LIB86


LIB86 is a library manager program which allows you to:

- Create specially formatted files to contain libraries of object modules
- Maintain these libraries by adding or deleting modules
- Print a listing of the modules and public symbols in a library file

Libraries can be used as input to QRL86 or LINK86 which will automatically link modules from the library that satisfy external references in the modules being linked

Libraries aid in the job of building programs. The library manager program, LIB86, creates and maintains files containing object modules. The operation of LIB86 is controlled by commands to indicate which operation LIB86 is to perform. The commands are:

- CREATE — creates an empty library file
- ADD — adds object modules to a library file
- DELETE — deletes modules from a library file
- LIST — lists the module directory of library files
- EXIT — terminates the LIB86 program and returns control to ISIS-II



SPECIFICATIONS

Operating Environment

Required Hardware

Intellec® Microcomputer Development System

- MDS-800, MDS-888
- Series II

64K Bytes of RAM Memory

Dual Diskette Drives

- Single or Double* Density

System Console

- CRT or Hardcopy Interactive Device

Optional Hardware

Universal PROM Programmer

Line Printer*

ICE-86™*

Required Software

ISIS-II Diskette Operating System

- Single or Double* Density

*Recommended

Documentation Package

PL/M-86 Programming Manual (9800466)

ISIS-II PL/M-86 Compiler Operator's Manual (9800478)

MCS™-86 User's Manual (9800694)

MCS-86 Software Development Utilities Operating Instructions for ISIS-II Users (9800639)

MCS-86 Assembly Language Reference Manual (9800640)

MCS-86 Assembler Operating Instructions for ISIS-II Users (9800641)

MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users (9800642)

MCS-86 Absolute Object File Formats (9800821)

Universal PROM Programmer User's Manual (9800819A)

Flexible Diskettes

- Single and Double* Density



FORTRAN-80 8080/8085 ANS FORTRAN 77 INTELLEC® RESIDENT COMPILER

**Meets and exceeds ANS FORTRAN 77
Subset Language Specification**

**Supports Intel Floating Point Standard
with either the floating point support
library or the iSBC-310 High Speed
Mathematics Board**

**Resident operation on Intellec®
Microcomputer Development System
and Intellec® Series II Microcomputer
Development System**

**Supports full symbolic debugging with
ICE-80™ and ICE-85™**

**Produces relocatable and linkable object
code compatible with resident PL/M-80
and 8080/8085 Macro Assembler**

**Full FORTRAN 77 language I/O support or
optional RMX-80 run-time library**


**Well defined I/O interface for configu-
ration with user-supplied drivers**

**Sophisticated code optimization insures
efficient program implementation**

FORTRAN-80 is a computer industry-standard, high-level programming language and compiler that translates FORTRAN statements into relocatable object modules. When the object modules are linked together and located into absolute program modules, they are suitable for execution on Intel® 8080/8085 Microprocessors, iSBC-80 OEM Computer Systems, and Intellec® Microcomputer Development Systems. FORTRAN-80 meets and exceeds the ANS FORTRAN 77 Language Subset Specification¹. The compiler operates on the Intellec Microcomputer Development System under the ISIS-II Disk Operating Systems and produces efficient relocatable object modules that are compatible for linkage with PL/M-80 and 8080/8085 Macro Assembler modules.

The ANS FORTRAN 77 language specification offers many powerful extensions to the FORTRAN language that are especially well suited to Intel® 8080/8085 Microprocessor software development. Because FORTRAN-80 conforms to the ANS FORTRAN 77 standard, the user is assured of compatibility with existing FORTRAN software that meets the standard as well as a guarantee of upward compatibility to other computer systems supporting an ANS FORTRAN 77 Compiler.

¹ANSI X3J3/90



MPU
SYSTEM

FORTRAN-80 LANGUAGE FEATURES

Major ANS FORTRAN 77 features supported by the Intel® FORTRAN-80 Programming Language include:

- Structured Programming is supported with the IF ... THEN ... ELSE IF ... ELSE ... END IF constructs.
- CHARACTER data type permits alphanumeric data to be handled as strings rather than characters stored in array elements.
- Full I/O capabilities include:
 - Sequential and Direct Access files
 - Error handling facilities
 - Formatted, Free-formatted, and Unformatted data representation
 - Internal (in-memory) file units provide capability to format and reformat data in internal memory buffers
 - List Directed Formatting
- Supports arrays of up to seven dimensions.
- Supports logical operators
 - .EQV. — Logical equivalence
 - .NEQV. — Logical nonequivalence

Major extensions to FORTRAN 77 in Intel FORTRAN-80 include:

- Direct 8080/8085 port I/O supported by intrinsic subroutines.
- Binary and Hexadecimal integer constants.
- Well defined interface to FORTRAN-80 I/O statements (READ, OPEN, etc.), allowing easy use of user-supplied I/O drivers.
- User-defined INTEGER storage lengths of 1, 2 or 4 bytes.
- User-defined LOGICAL storage lengths of 1, 2 or 4 bytes.
- REAL STORAGE lengths of 4 bytes.
- Bitwise Boolean operations using logical operators on integer values.
- Hollerith data constants.
- Implicit extension of the length of an integer or logical expression to the length of the left-hand side in an assignment statement.
- A format descriptor to suppress carriage return on a terminal output device at the end of the record.

FORTRAN-80 COMPILER FEATURES

- Supports multiple compilation units in single source file.
- Optional Assembly Language code listing.
- Comprehensive cross-reference, symbol attribute and error listing.
- Compiler controls and directives are compatible with other Intel language translators.
- Optional Reentrancy.
- User-defined default storage lengths.
- Optional FORTRAN 66 Do Loop semantics.
- Source files may be prepared in free format.

- The INCLUDE control permits specified source files to be combined into a compilation unit at compile time.
- Transparent interface for software and hardware floating point support, allowing either to be chosen at time of linking.

FORTRAN-80 BENEFITS

FORTRAN-80 provides a means of developing application software for Intel® MCS-80/85 products in a familiar, widely accepted, and computer industry-standardized programming language. FORTRAN-80 will greatly enhance the user's ability to provide cost-effective solutions to software development for Intel microprocessors as illustrated by the following:

- *Completely Complementary to Existing Intel Software Design Tools* — Object modules are linkable with new or existing Assembly Language and PL/M Modules.
- *Incremental Runtime Library Support* — Runtime overhead is limited only to facilities required by the program.
- *Low Learning Effort* — FORTRAN-80, like PL/M, is easy to learn and use. Existing FORTRAN software can be ported to FORTRAN-80, and programs developed in FORTRAN-80 can be run on any other computer with ANS FORTRAN 77.
- *Earlier Project Completion* — Critical projects are completed earlier than otherwise possible because FORTRAN-80 will substantially increase programmer productivity, and is complementary to PL/M Modules by providing comprehensive arithmetic, I/O formatting, and data management support in the language.
- *Lower Development Cost* — Increases in programmer productivity translates into lower software development costs because less programming resources are required for a given function.
- *Increased Reliability* — The nature of high-level languages, including FORTRAN-80, is that they lend themselves to simple statements of the program algorithm. This substantially reduces the risk of costly errors in systems that have already reached production status.
- *Easier Enhancements and Maintenance* — Like PL/M, program modules written in FORTRAN-80 are easier to read and understand than assembly language. This means it is easier to enhance and maintain FORTRAN-80 programs as system capabilities expand and future products are developed.
- *Comprehensive, Yet Simple Project Development* — The Intellec Microcomputer Development System, with the 8080/8085 Macro Assembler, PL/M-80 and FORTRAN-80 is the most comprehensive software design facility available for the Intel MCS-80/85 Microprocessor family. This reduces development time and cost because expensive (and remote) timesharing or large computers are not required.

SAMPLE FORTRAN-80 SOURCE PROGRAM LISTING

```

*   ** THIS PROGRAM IS AN EXAMPLE OF ISIS-II FORTRAN-80 THAT
*   ** CONVERTS TEMPERATURE BETWEEN CELSIUS AND FARENHEIT

PROGRAM CONVRT

CHARACTER*1 CHOICE, SCALE

PRINT 100
*   ** ENTER CONVERSION SCALE (C OR F)
10  PRINT 200
    READ (5,300) SCALE


    IF (SCALE .EQ. 'C')
+   THEN
        PRINT 400
*       ** ENTER THE NUMBER OF DEGREES FARENHEIT
        READ (5,*) DEGF
        DEGC = 5./9.*(DEGF-32)
*       ** PRINT THE ANSWER
        WRITE (6,500) DEGF,DEGC
*       ** RUN AGAIN?
20  PRINT 600
        READ (5,300) CHOICE
        IF (CHOICE .EQ. 'Y')
+       THEN
            GOTO 10
        ELSE IF (CHOICE .EQ. 'N')
+       THEN
            CALL EXIT
        ELSE
            GOTO 20
        END IF
    ELSE IF (SCALE .EQ. 'F')
+   THEN
*       ** CONVERT FROM FARENHEIT TO CELSIUS
        PRINT 700
        READ (5,*) DEGC
        DEGF = 9./5.*DEGC+32.
*       ** PRINT THE ANSWER
        WRITE (6,800) DEGC,DEGF
        GOTO 20
    ELSE
*       ** NOT A VALID ENTRY FOR THE SCALE
        WRITE (6,900) SCALE
        GOTO 10
    END IF
100  FORMAT(' TEMPERATURE CONVERSION PROGRAM',//,
+ ' TYPE C FOR FARENHEIT TO CELSIUS OR ',/,
+ ' TYPE F FOR CELSIUS TO FARENHEIT',//)
200  FORMAT(/, ' CONVERSION? ', $)
300  FORMAT(A1)
400  FORMAT(/, 'ENTER DEGREES FARENHEIT: ', $)
500  FORMAT(/, F7.2, ' DEGREES FARENHEIT = ', F7.2, ' DEGREES CELSIUS')
600  FORMAT(/, ' AGAIN (Y OR N)? ', $)
700  FORMAT(/, ' ENTER DEGREES CELSIUS: ', $)
800  FORMAT(/, F7.2, ' DEGREES CELSIUS = ', F7.2, ' DEGREES FARENHEIT', /)
900  FORMAT(/, 1H , A1, ' NOT A VALID CHOICE - TRY AGAIN!', /)

END

```

FORTRAN-80

The FORTRAN-80 Compiler is an efficient, multiphase compiler that accepts source programs, translates them into relocatable object code, and produces requested listings. After compilation, the object program may be linked to other modules, located to a specific area of memory, then executed. The diagram shown below illustrates a program development cycle where the program consists of modules created by FORTRAN-80, PL/M-80 and the 8080/8085 Macro Assembler.



SPECIFICATIONS

OPERATING ENVIRONMENT

Required Hardware:

- Intellec® Microcomputer Development System
 - MDS-800, MDS-888
 - Series II Model 220, Model 230

64K bytes of RAM memory

- Dual diskette drives
 - Single or Double Density

- System console
 - CRT or hardcopy interactive device

Optional Hardware:

- Line Printer
- ICE-80™, ICE-85™

Required Software:

- ISIS-II Diskette Operating System
 - Single or Double Density

Optional Software:

- iSBC-801 FORTRAN-80 Run-Time Software Package for RMX-80

DOCUMENTATION PACKAGE

FORTRAN-80 Programming Manual (9800481)

ISIS-II FORTRAN-80 Compiler Operator's Manual (9800480)

FORTRAN-80 Programming Reference Card (9800547)

SHIPPING MEDIA

- Flexible Diskettes
 - Single and Double Density

ORDERING INFORMATION

PRODUCT CODE	DESCRIPTION
MDS-301	FORTRAN-80 Compiler for Intellec Microcomputer Development Systems



BASIC-80 EXTENDED ANS 1978 BASIC INTELLEC® RESIDENT INTERPRETER

Meets ANS 1978 standard for minimal BASIC and adds many powerful extensions

Operates under the ISIS-II operating system on Intellec and Intellec Series-II Microcomputer Development Systems

Full sequential and random disk file I/O with ISIS-II

Applications range from prototyping microcomputer software to inexpensive engineering and management problem solving on the Intellec systems


Supports the Intel floating point standard and provides integer and string data types

Can call user subroutines written in FORTRAN-80, PL/M-80, and 8080/85 macro assembler that are resident in the Intellec memory

Easily learned language and interactive environment combine to provide a flexible and powerful facility for developing programs to run on the Intellec Microcomputer Development Systems

BASIC is an industry standard, high-level programming language which is designed to be easily learned and used by novices and experienced programmers alike. The interpreter provides an interactive environment which allows fast and easy program development, testing, and debugging. BASIC is widely used for problem solving in engineering and management; extensive software exists for business applications such as order entry, accounts receivable, accounts payable, and inventory control, and engineering applications such as numeric and statistical analysis.

Intel's BASIC-80 meets the standards of ANS 1978 BASIC and extends them to take advantage of the software development capabilities of the Intellec Microcomputer Development Systems. The matching of these resources with the ease of programming in BASIC-80 provides a very effective tool for both microprocessor systems development and inexpensive applications programming and problem solving on the Intellec systems.



MPU
SYSTEM

BASIC-80 LANGUAGE FEATURES

Standard ANS 78 BASIC features, all supported by BASIC-80, include:

- String and numeric constants, variables, and arrays.
- FOR . . . TO . . . STEP . . . NEXT statements for loop execution.
- IF . . . THEN statements for conditional execution.
- ON . . . GOTO statements for computed branching.
- GOSUB/RETURN subroutine calls and returns.
- Built in scientific functions:

ABS	RND	TAN
EXP	SGN	COS
INT	SQR	SIN
LOG	ATN	

- User defined single statement functions.

Major extensions to ANS 78 BASIC which BASIC-80 provides include:

- Support for the Intel single and double precision floating point standard.
- Disk file I/O, supporting both random access and sequential access files.
- Direct read and write to CPU I/O ports through the INP and OUT functions.
- Direct memory read and write through the PEEK and POKE functions.
- Calls to user-supplied external subroutines, which may have been written in FORTRAN-80, PL/M-80, or 8080/8085 Assembly Language and have been located at absolute memory locations using the ISIS-II facilities.
- User directed error trapping and handling functions.
- Program execution trace command.

- Formatted print statement with the PRINT USING function.
- ELSE clause for IF . . . THEN statements.
- Matrices with up to 110 dimensions.
- Extensive string manipulation functions.
- Boolean operators.
- Type conversion functions—integer, floating point, and character.

BENEFITS OF BASIC-80

- Added Value to the Intellec Systems—with BASIC-80 the Intellec Microcomputer Development Systems can be effectively used in many engineering and management applications.
- Inexpensive and Accessible Computational Facility—the ease of use and flexibility inherent in BASIC-80 and its interpretive environment fit well with the “at hand” computational resources of the Intellec systems. The combination is a particularly useful tool for obtaining fast and accurate results.
- Easy to Learn—the language is designed to be easily understood and learned. Results are obtained faster and people who may benefit from using the system can do so easily.
- Aid in Microcomputer Software Design—microcomputer software can be prototyped in BASIC-80 to inexpensively develop and test program logic.
- Complemented by Existing Software—subroutines written in PL/M-80, FORTRAN-80, and ASM 8080/85 can be called from BASIC-80 programs.
- Easy to Enhance and Maintain—BASIC-80, being straightforward and easily understood, provides for programs that are easy to maintain and modify in the future.

SPECIFICATIONS

Operating Environment

Required Hardware:

- Intellec Microcomputer Development System
 - MDS-800, MDS-888
 - Series-II Model 220, Model 230
- 48K bytes of RAM memory
- Diskette drive
 - Single or double density
- System console
 - CRT or hard copy interactive device

Optional Hardware:

- Line printer
- Additional diskette drive

Required Software:

- ISIS-II Diskette Operating System
 - Single or double density

Documentation Package:

- Basic-80 Reference Manual (9800758A)
- Basic-80 Programming Reference Card (9800774)

Shipping Media:

- Flexible diskettes
 - Single and double density

EXAMPLE BASIC-80 PROGRAM

```
list
10 PRINT "THIS PROGRAM CALCULATES THE MEAN AND STANDARD"
20 PRINT " DEVIATION OF INPUT DATA"
30 S=0:V=0
40 INPUT "NUMBER OF VALUES";N
50 FOR I=1 TO N
60 INPUT A(I)
70 S=S+A(I)
80 NEXT
90 S=S/N
100 REM CALCULATION OF VARIANCE
110 FOR I=1 TO N
120 V=V+(A(I)-S)2/N
130 NEXT
140 SD=SQR(V)
150 PRINT "MEAN=";S
160 PRINT "STANDARD DEVIATION IS=";SD
Ok
```

```
run
THIS PROGRAM CALCULATES THE MEAN AND STANDARD
DEVIATION OF INPUT DATA
NUMBER OF VALUES? 6
? 34.7
? 32.9
? 38.2
? 35
? 37.6
? 40.9
MEAN= 36.55
STANDARD DEVIATION IS= 2.642442
Ok
```

ORDERING INFORMATION

Product Code	Description
MDS-320	ISIS-II BASIC-80 Disk-Based Interpreter



INTELLEC® SINGLE/DOUBLE DENSITY FLEXIBLE DISK SYSTEM

Flexible Disk system providing high speed Input/Output and data storage for Intellec Microcomputer Development Systems

Available in both single density and double density systems


Data recorded on single density flexible disk is in IBM soft-sectored format which allows ¼ million byte data capacity with up to 200 files per flexible disk

Data recorded on double density flexible disk is in soft-sectored format which allows ½ million byte data capacity with up to 200 files per flexible disk

Associated software supports up to four double density drives and two single density drives, providing up to 2.5 Megabytes of storage in one system

Dynamic allocation and deallocation of flexible disk sectors for variable length files

The Intellec® Flexible Disk System is a sophisticated, general purpose, bulk storage peripheral for use with the Intellec Microcomputer Development System. The use of a flexible disk operating system significantly reduces program development time. The software system known as ISIS-II (Intel System Implementation Supervisor), provides the ability to edit, assemble, compile, link, relocate, execute and debug programs, and performs all file management tasks for the user.




FLEXIBLE DISK SYSTEM

MPU
SYSTEM


HARDWARE

The Intellec® flexible disk system provides direct access bulk storage, intelligent controller, and two flexible disk drives. Each single density drive provides ¼ million bytes of storage with a data transfer rate of 250,000 bits/second. The double density drive provides ½ million bytes of storage with a data transfer rate of 500,000 bits/second. The controllers are implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controllers provide interface to the Intellec System bus. Each single density controller will support two drives. Each double density controller will support up to four drives. The flexible disk system records all data in soft sector format.

The single/double density flexible disk controllers each consists of two boards, the Channel Board and the Interface Board. These two printed circuit boards reside in the Intellec System chassis. The boards are shown in the photograph, and are described in more detail in the following paragraphs.



SINGLE/DOUBLE DENSITY CHANNEL BOARD



DOUBLE DENSITY INTERFACE BOARD
(SINGLE DENSITY INTERFACE BOARD
IS SIMILAR TO THE ONE SHOWN ABOVE)

CHANNEL BOARD

The *Channel Board* is the primary control module within the flexible disk system. The Channel Board receives, decodes, and responds to channel commands from the Central Processor Unit (CPU) in the Intellec system. The Channel Board can access a block of Intellec system memory to determine the particular flexible disk operations to be performed and fetch the parameters required for the successful completion of the specified operation.

The control functions of the Channel Board have been achieved with an 8-bit microprogrammed processor, designed with Intel's Series 3000 Bipolar Microcom-

puter Set. This 8-bit processor includes four 3002 Central Processing Elements (2-bit slice per CPE), a 3001 Microprogram Control Unit, and 512 x 32 bits of 3604 programmable-read-only-memory (PROM) which stores the microprogram. It is the execution of the microprogram by the microcomputer set which actually effects the control capability of the Channel Board.

This board is the same for either single or double density drives, except that the Series 3000 microcode is different.

INTERFACE BOARD

The *Interface Board* provides the flexible disk controller with a means of communication with the flexible disk drives, as well as with the Intellec system bus. Under control of the microprogram being executed on the Channel Board, the Interface Board generates those signals which cause the read/write head on the selected drive to be loaded (i.e., to come in contact with the flexible disk platter), cause the head to move to the proper track and verify successful operation. The Interface Board accepts the data being read off the flexible disk, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the Channel Board.

During write operations, the Interface Board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.

When the flexible disk controller requires access to Intellec system memory, the Interface Board requests the DMA master control of the system bus, and generates the appropriate memory command. The Interface Board also acknowledges I/O commands as required by the Intellec bus.

The Flexible Disk System is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

The channel board is different for single and double density drives, due to the different recording techniques used. The single density controller boards support one set of dual single density drives. The double density controller boards support up to two sets of dual double density drives (four drives total).

The double density controller may co-reside with the Intel single density controller to allow conversion of single density flexible disk to double density format, and provide up to 2.5M bytes of storage.

FLEXIBLE DISK DRIVE MODULES

Each flexible disk drive consists of read/write and control electronics, drive mechanisms, read/write head, track positioning mechanism, and the removable flexible disk platter. These components interact to perform the following functions:

- Interpret and generate control signals
- Move read/write head to selected track
- Read and write data

FLEXIBLE DISK SYSTEM

ASSOCIATED SOFTWARE — INTEL SYSTEMS IMPLEMENTATION SUPERVISOR (ISIS-II)

The Flexible Disk Drive System is to be used in conjunction with the ISIS-II Operating System. ISIS-II provides total file management capabilities, file editing,

library management, run-time supports, and utility management.

ISIS-II provides automatic implementation of random access disk files. Up to 200 files may be stored on each ¼ million byte flexible disk for single density system or on each ½ million byte flexible disk for double density system. For more information, see the ISIS-II data specification sheet.

ISIS-II OPERATIONAL ENVIRONMENTAL ISIS-II

32K bytes RAM memory
 48K bytes when using Assembler Macro feature
 64K bytes when using PL/M or Fortran
 System Console
 Single or Double density Flexible Disk Drive

HARDWARE SPECIFICATIONS

MEDIA

Single Density	Double Density
Flexible Disk	Double Density Specified Flexible Disk
One Recording Surface	One Recording Surface
IBM Soft Sector Format	Soft Sector Format
77 Tracks/Diskette	77 Tracks/Diskette
26 Sectors/Track	52 Sectors/Track
128 Bytes/Sector	128 Bytes/Sector

PHYSICAL CHARACTERISTICS

CHASSIS AND DRIVES

Mounting: Table-Top or Standard 19" Retma Cabinet
 Height: 12.08 in. (30.68 cm)
 Width: 16.88 in. (42.88 cm)
 Depth: 19.00 in. (48.26 cm)
 Weight: 64.0 lb (29.0 kg)

ELECTRICAL CHARACTERISTICS

CHASSIS

DC Power Supplies
 Supplied Internal to the Cabinet

AC Power Requirements
 3-wire input with center conductor (earth ground) tied to chassis
 Single-phase, 115 VAC; 60 Hz; 1.2 Amp Maximum (For a Typical Unit)
 230 VAC; 50 Hz; 0.7 Amp Maximum (For a Typical Unit)

FLEXIBLE DISK OPERATING SYSTEM CONTROLLER

DC Power Requirements (All power supplied by Intellec Development System)

CHANNEL BOARD

Single Density	Double Density
5V @ 3.75A (typ), 5A (max)	5V @ 3.75A (typ), 5A (max)

INTERFACE BOARD

Single Density	Double Density
5V @ 1.5A (typ), 2.5A (max)	5V @ 1.5A (typ), 2.5A (max) - 10V @ 0.1A (typ), 0.2A (max)

FLEXIBLE DISK DRIVE PERFORMANCE SPECIFICATION

	Single Density	Double Density
Capacity (Unformatted):		
Per Disk	3.1 megabits	6.2 megabits
Per Track	41 kilobits	82 kilobits
Capacity (Formatted):		
Per Disk	2.05M bits	4.10 megabits
Per Track	26.6K bits	53.2 kilobits
Data Transfer Rate	250 kilobits/sec	500 kilobits/sec
Access Time:		
Track-to-Track	10 ms	10 ms
Head Settling Time	10 ms	10 ms
Average Random Positioning Time	260 ms	260 ms
Rotational Speed	360 rpm	360 rpm
Average Latency	83 ms	83 ms
Recording Mode	Frequency Modulation	M ² FM

ENVIRONMENTAL CHARACTERISTICS

MEDIA

Temperature:
 Operating: 15.6°C to 51.7°C
 Non-Operating: 5°C to 55°C

Humidity:
 Operating: 8 to 80% (Wet bulb 29.4°C)
 Non-Operating: 8 to 90%

DRIVES AND CHASSIS

Temperature:
 Operating: 10°C to 38°C
 Non-Operating: -35°C to 65°C

Humidity:
 Operating: 20% to 80% (Wet bulb 26.7°C)
 Non-Operating: 5% to 95%

CONTROLLER BOARDS

Temperature:
 Operating: 0 to 55°C
 Non-Operating: -55°C to 85°C

Humidity:
 Operating: Up to 95% relative humidity without condensation
 Non-Operating: All conditions without condensation of water or frost



EQUIPMENT SUPPLIED

SINGLE DENSITY

Cabinet, Power Supplies, Line Cord, Two Drives
Single Density FDC Channel Board
Single Density FDC Interface Board
Dual Auxiliary Board Connector
Flexible Disk Controller Cable
Flexible Disk Peripheral Cable
Hardware Reference Manual
Reference Schematics
ISIS-II Single Density System Disk
ISIS-II System User's Guide

DOUBLE DENSITY

Cabinet, Power Supplies, Line Cord, Two Drives
Double Density FDC Channel Board
Double Density FDC Interface Board
Dual Auxiliary Board Connector
Flexible Disk Controller Cable
Flexible Disk Peripheral Cable
Hardware Reference Manual
Reference Schematics
ISIS-II Double Density System Disk
ISIS-II System User's Guide

OPTIONAL EQUIPMENT

MDS-640 Rack Mount Kit
MDS-BLD 10 Blank Flexible Disks
MDS-DDR Second Drive Cabinet with two additional drives

ORDERING INFORMATION

Part Number	Description
MDS-2DS/110V 2DS/220V	Flexible Disk drive unit with two drives, single density drive controller, software, and cables.
MDS-DDS/110V DDS/220V	Flexible Disk drive unit with two drives, double density drive controller, software, and cables.
MDS-DDR/110V DDR/220V	Add-on drive unit with two drives and double density cable, without controller and software. Can be used with double density controller.



ISIS-II DISKETTE OPERATING SYSTEM MICROCOMPUTER DEVELOPMENT SYSTEM

Supports up to four double density drives and two single density drives, providing up to 2.5 megabytes of storage in one system with up to 200 files per diskette

Relocating MCS-80/MCS-85 macro-assembler contains extended macro and conditional assembly capability

Command file facility allows console commands to be submitted from diskette file

Diskette operating system functions callable from user programs

Diskette system text editor provides string search, substitution, insertions, and deletion commands

Supports resident, high level programming languages, PL/M and FORTRAN

Provides dynamic allocation and de-allocation of diskette sectors for variable length files


Linker automatically combines separately assembled or compiled programs into single relocatable module

Library manager creates and updates program libraries

Supports all standard Intellec peripherals

Provides access to all Intellec monitor facilities

The ISIS-II Microcomputer Development System Diskette Operating System is a sophisticated, general purpose, high speed data handler and file manipulation system. It provides the ability to edit, assemble, compile, link, relocate, execute, and debug programs, and performs all user file management tasks. The ISIS-II operating system resides on the system diskette and supports a broad range of user oriented design aid software. Total file management and input editing features greatly reduce software development time. The ISIS-II relocating macroassembler, linker, object locator, and library manager may be loaded from the diskette in seconds. All passes of the assembler may be executed without the need for user intervention. Object code and listings may be directed to any output device, or stored as diskette files. Powerful system console commands are provided in an easy to use context. Monitor mode may be entered by a special prefix to any system command or program call.





INTELLEC PROMPT 48 MCS-48 MICROCOMPUTER DESIGN AID

Complete low cost design aid and EPROM programmer for revolutionary MCS-48 single component computers

Simplifies microcomputing, allowing user to enter, run, debug, and save machine language programs with calculator-like ease

Utilizes two removable 8-bit MCS-48 CPUs

- 8748 CPU with erasable, reprogrammable on-chip program memory
- 8035 CPU with off-chip program memory

1K-byte erasable, reprogrammable on-chip (8748), expandable program memory, 1K-byte RAM in PROMPT system

64 bytes RAM on-chip, expandable register memory

256 bytes expandable RAM data memory in PROMPT system

27 on-chip TTL compatible expandable I/O lines

On-chip clock, internal timer/event counter, two vectored interrupts, eight level stack control

Single +5V DC system power requirement

Integral keyboard and displays (no teletypewriter or CRT terminal required)

Extensive PROMPT 48 monitor, allowing system I/O, bus, and memory expansion

Includes comprehensive design library

The Intellec Prompt 48 MCS-48 Microcomputer Design Aid is a low cost, fully-assembled design aid for the revolutionary 8748 single component microcomputer. PROMPT 48 simplifies the programming of MCS-48 systems — programs may be entered and debugged with calculator-like ease on the large, informative display and keyboard panel. The comprehensive design library with tutorial manual is ideal for newcomers to microcomputing. PROMPT 48's panel connector allows easy access to I/O ports and system bus. Thus users can expand program memory beyond the 1K bytes provided internally.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

"PROMPT" stands for PROgramMING Tool. It is a programmer for 8748 EPROMs, and a versatile aid for debugging MCS-48 programs. Programs can be entered via its integral panel keyboard, programming socket, or serial channel. Almost any terminal can be interfaced to the serial channel, including a teletypewriter, CRT, or an Intellec microcomputer development system. Intellec PROMPT 48 simplifies the programming of MCS-48 systems. Like the 8748 it is radically new, highly integrated, and expandable. Like the MCS-48 family, it is low cost, and ideal for small applications and programs. It is a design aid, not a development system with sophisticated software and peripherals.

MCS-48 Processors

PROMPT 48 comes complete with two of Intel's revolutionary MCS-48 processors: an 8748-4 Single Component 8-Bit Microcomputer and an 8035-4 Single Component 8-Bit Microcomputer. Advances in n-channel MOS technology allow Intel, for the first time to integrate into one 40-pin component all computer functions:

8-bit CPU

1K x 8-bit EPROM/ROM program memory

64 x 8-bit RAM data memory

27 input/output lines

8-bit timer/event counter

Performance — More than 90 instructions — each one or two cycles — make the single chip MCS-48 equal in performance to most multi-chip microprocessors. The MCS-48 is an efficient controller and arithmetic processor, with extensive bit handling, binary, and BCD arithmetic instructions. These are encoded for minimum program length; 70% are single byte operation codes, and none is more than two bytes.

Flexibility — Three interchangeable, pin-compatible devices offer flexibility and low cost in development and production, as follows:

8748 — with user-programmable and erasable EPROM program memory for prototype and pre-productions systems.

8048 — with factory-programmed mask ROM memory for low-cost, high volume production.

8035 — without program memory, for use with external program memories.

Circuitry — Each MCS-48 processor operates on a single +5V supply, with internal oscillator and clock driver, and circuitry for interrupts and resets. Extra circuitry is in the 8048 ROM processor to allow low power standby operation. The 64 x 8 RAM data memory can be independently powered.

Compatibility — For systems requiring additional compatibility, the MCS-48 can be expanded with the new 8243 I/O expander, 8155 I/O and 256-byte RAM, 8755 I/O and 2K-byte EPROM, or 8355 I/O and 2K ROM devices. MCS-48 processors readily interface to MCS-80/85 peripherals and standard memories.

Memory Capacity

PROMPT 48 is a complete, fully assembled and powered microcomputer system including program memory, data memory, I/O, and system monitor beyond that available on MCS-48 single component computers. 1K bytes of PROMPT system RAM serve as "writable program memory" — a ROM simulator for the program memory on each MCS-48 computer. 256 bytes of PROMPT system RAM serve as "external data memory," beyond the 64 register bytes on each MCS-48 computer. Users may further expand program or data memory via the panel I/O ports and bus connector.

Programming

Programs written first in assembly language, are entered in machine language and debugged with calculator-like ease on the large, informative display and keyboard panel. Most MCS-48 operations can be specified with only two keystrokes. Once entered, routines can be exercised one instruction (single step) or many instructions at a time. The principal MCS-48 register — the accumulator — is displayed while single stepping. Programs can be executed in real time (GO NO BREAK) or with as many as eight different breakpoints (GO WITH BREAK).

Control

PROMPT 48 can be fully controlled either by the panel keyboard and displays, or remotely by a serial channel. Thus a teletypewriter or CRT can be used but neither is required.

Access

The PROMPT panel I/O ports and bus connector allow easy access to all MCS-48 pins except those reserved for control by the PROMPT system, namely EA external access, SS single step, and X1, X2 clock inputs.

Optional Expansion

PROMPT 48 may be expanded beyond the resources on both the MCS-48 single component computer and the PROMPT system. External program and data memory may be interfaced and input/out ports added with the 8243 I/O expander.

FEATURES

Single Component Computer

The 8748 is the first microcomputer fully integrated on one component. All elements of a computing system are provided, including CPU, RAM, I/O, timer, interrupts, and erasable, reprogrammable nonvolatile program memory.

Programming Socket

PROMPT's programming socket programs this revolutionary "smart PROM"—the 8748—in a highly reliable, convenient manner. A fail-safe interlock ensures the device is properly inserted before applying programming pulses. Each location may be individually programmed, one byte at a time. A read-before-write programming algorithm prevents device damage by inadvertently programming unerased memory.

MCS-48 Processors

The execution socket accepts either an 8035 or an 8748 MCS-48 processor. Both are supplied with each PROMPT 48, and either can serve as heart of the PROMPT system. There are no processors within the PROMPT 48 mainframe, which instead contains monitor ROM and RAM, user RAM, peripherals, drivers, and sophisticated control circuitry. Once a processor is seated in the execution socket and power is applied, the PROMPT system comes to life. Various access modes may be selected such as program execution from PROMPT system RAM, or from on-chip PROM. Thus programs may first be executed from PROMPT RAM with the 8035 processor. When debugging is complete, the 8035 (execution socket) processor can program the 8748 (programming socket) processor. Finally, a programmed 8748 processor may be exercised by itself from the execution socket. The execution socket processor runs either monitor or user programs.


System Monitor

The system reset command initializes the PROMPT system and enters the monitor. The monitor interrupt command exits a user program gracefully, preserving system status and entering the monitor. The user interrupt command causes an interrupt only if the PROMPT system is running a user program. A comprehensive system monitor resides in four 1K-byte read only memories. It drives the PROMPT keyboard and displays and responds to commands and functions. The top 16 bytes of on-chip program memory must be used by the PROMPT system to switch between monitor and user programs. It requires one level of the MCS-48 eight-level stack.

Commands

PROMPT 48's commands are grouped and color-coded to simplify access to the 8748's separate program and data memory. Registers, data memory, or program memory, may be examined and modified with the examine and modify commands. Then either the next or previous register and memory locations may be accessed with one keystroke. Programs may be exercised in three modes. The go no break (GO NO BREAK) runs in real time. The go with break (GO WITH BREAK) mode is not

real time — after each instruction the MCS-48 program counter is compared against pending breakpoints. If no break is encountered, execution resumes. The go single step (GO SINGLE STEP) mode exercises one instruction at a time. Commands are like sentences, with parameters separated by □ NEXT. Each command ends with □ EXECUTE/END. In addition to the PROMPT basic commands, thirteen functions simplify programming. Each is started merely by pressing a hex data/function key and entering parameters as required, as shown in Table 1.



Cable Interface

An optional cable, PROMPT-SER, directly connects the PROMPT system to virtually any terminal via a rear access slot.



Key	Function	Operation
2	Port 2 map	Allows specification of direction of each pin on port 2. Port 2 is multiplexed to address external program memory and expand I/O. Thus it must be buffered; the P2 map command establishes the direction of buffering.
3	Program EPROM	Programs 8748 EPROMs.
4	Byte search (with optional mask)	Sweeps through register, data, or program memory searching for byte matches. Starting and ending memory addresses are specified.
5	Word search (with optional mask)	Sweeps through register, data, or program memory searching for word matches. Starting and ending memory addresses are specified.
6	Hex calculator	Computes hexadecimal sums and differences.
7	8748 program for debug	Similar to program EPROM, but ensures that the top of program memory contains monitor re-entry code for debugging.
8	Compare	Verifies any portions of EPROM program memory against PROMPT memory.
9	Move memory	Allows blocks of register, data, or program memory to be moved.
A	Access	Specifies one of six access modes for PROMPT 48. For example EPROM, PROMPT RAM, or external program memory, and a variety of input/output options may be selected.
B	Breakpoint	Allows any or all of the eight breakpoints to be set and cleared.
C	Clear	Clears portions of register, data, or program memory.
D	Dump	Dumps register, data, or program memory to PROMPT's serial channel: for example, a teletypewriter paper tape punch.
E	Enter	Enters (reads) register, data, or program memory from PROMPT's serial channel.
F	Fetch	Fetches programs from EPROM to PROMPT RAM.

Table 1. PROMPT 48 Commands and Functions

Access

Easy access to the pins of the executing processor is provided via the I/O ports and bus connector. Only the EA external access, SS single step, and X1, X2 clock inputs are reserved for the PROMPT system.

Expansion

Program or data memory may be expanded beyond that provided on-chip or in the PROMPT system. I/O ports may be expanded, as with the 8243, or peripheral controllers may be memory-mapped. The I/O ports and Bus connector allows the execution socket processor to be directly interfaced to prototype systems, yet be controlled from the PROMPT panel.

Control

The command/function group panel keyboard and displays completely control PROMPT 48—a teletypewriter or CRT terminal is not needed. A hyphen prompting character appears whenever a command or function can be entered. Addresses and data are shown whenever examining registers and memory. Parameters for commands and functions are also shown.

Documentation

The PROMPT 48 manual includes chapters for the reader with little or no programming experience. Topics treated range from number systems to microcomputer hardware design. A novel, unifying set of tutorial diagrams — MICROMAPS — simplify microcomputer

concepts. PROMPT's handy, pocket-sized reference cardlet can be affixed to the mainframe. Programming pads aid in the organization and documentation of programs. These features, plus a comprehensive design library of manuals, articles, and application notes, make the Intellec PROMPT 48 ideal for the newcomer to microcomputing.

SPECIFICATIONS

Timing

Basic Instruction — 2.5 μ s
Cycle Time — $t_{CY} = 2.5 \mu$ s
Clock — 6 MHz $\pm 0.1\%$

Memory Bytes

The 8748 contains 64 bytes of register memory, no external data memory, and 1024 bytes of RAM program memory. The PROMPT system provides 256 bytes of external data memory, and 1024 bytes of RAM program memory. PROMPT RAM program memory can be used in place of the on-chip EPROM program memory; thus programs less than 1024 bytes may be designed. For larger programs additional memory can be directly interfaced to the MCS-48 bus via the PROMPT panel I/O ports and bus connector.

Memory Configuration

Memory	Maximum	On Chip	In PROMPT 48
Register	64	64	0
Data	3328	0	256
Program	4096	1024 EPROM	1024 RAM

I/O Ports

All MCS-48 I/O ports are accessible on the PROMPT panel connector.

Bus — A true bidirectional 8-bit port with associated strobes. If the bidirectional feature is not needed, bus can serve as either a statically latched output port or a non-latching input port. Input and output lines cannot be mixed.

Ports 1 and 2 — Data written to these 8-bit ports is latched and remains unchanged until written. As inputs these lines are not latching. The lines of ports 1 and 2 are called quasibidirectional. A special output structure allows each line of port 1 and half of port 2 to serve as an input, an output, or both. Any mix of input, output, and both lines is allowed.

T0, T1, and INT — Three pins that can serve as inputs. T0 can be designated as a clock output. Input/output can be expanded via the PROMPT panel connector with a special I/O expander (8243) or standard peripherals.

Reset and Interrupts

Reset — initializes the PROMPT system and enters the monitor.

Monitor Interrupt — exits a user program gracefully, preserving system status and entering the monitor.

User Interrupt — causes an interrupt only if the PROMPT system is running a user program.

The processor traps to location 3₁₆. The MCS-48 timer/event counter is not used by the PROMPT system and is available to the user. Either timer flag or interrupt will signal when overflow has occurred. The timer interrupt can be used only in the go-no-break (real time) mode.

EPROM Programming

PROMPT 48 provides a programming socket to directly program 8748s. Programs are loaded into the PROMPT RAM program memory via keyboard, EPROM, teletypewriter, or other serial interface. A fail-safe interlock ensures programming pulses are applied only if the device is properly inserted. Inadvertant reprogramming is prevented by a read-before-write programming algorithm. Each location may be individually programmed, one byte at a time.

Panel I/O Ports and Bus Connectors

All MCS-48 pins, except five, are accessible on the I/O ports and bus connector. The five reserved for PROMPT system control are EA external access, SS single step, X1, X2 crystal inputs, and 5V. Due to internal buffering of the MCS-48 bus, access times will be negligibly degraded by the PROMPT system. Since MCS-48 processors do not communicate internal address gate status, bus data must be driven out if neither PSEN nor RD is asserted.

System Devices

Both user programs and the PROMPT monitor enjoy access to system devices: serial I/O, panel displays, and keyboard. These are memory-mapped to program memory addresses beyond 2K.

Serial I/O — The serial I/O port (data 820₁₆, control 821₁₆) is defined by software and jumpers for 110 baud, 20 mA current loop, but can easily be jumpered for other baud rates and RS232C levels. Asynchronous or synchronous transmission, data format, control characters, and parity can be programmed.

Panel Displays — Eight display ports (data 810-817₁₆) allow each of the panel displays to be written from user programs. Data written on a display device will time out after a fixed interval. Displays must be refreshed on a polled or interrupt-driven basis. User programs can call software drivers which provide this capability.

MPU SYSTEM

INTELLEC PROMPT 48

Keyboard — Software is used to debounce the panel keyboard (data 810₁₆). The monitor's input routines (see Software Drivers) provide this debouncing and can be called from user programs.

Commands

Single step }
With break } Go
No break }

Examine/modify { Register } Memory
 { Data }
 { Program }

Open previous/clear/entry Next Execute/End

Functions

- 2 Port 2 map
- 3 Program EPROM (8748)
- 4 Search (R, D or P)* memory for 1 byte, optional mask
- 5 Search (R, D or P) memory for 2 bytes, optional mask
- 6 Hexadecimal calculator +, -
- 7 8748 program EPROM for debug
- 8 Compare EPROM with memory
- 9 Move memory (R, D or P)
- A Access
- B Breakpoint
- C Clear memory (R, D or P)
- D Dump memory (R, D or P)
- E Enter (read) memory (R, D or P)
- F Fetch EPROM program memory

Note

*R, D, or P is register, data, or program.

Software Drivers

Panel Keyboard In — KBIN, KDBIN

Panel Display Out — DGS6, DGOUT, HXOUT, BLK, REFS, ENREF

Serial Channel — CI, CO, RI, PO, CSTS

Connectors

Serial I/O — 3M 3462-0001 Flat Crimp/AMP 88106-1 Flat Crimp/ TI H312113 Solder/AMP 1-583485-5 Solder.

Panel I/O Ports and Bus Connector — 3M 3425 Flat Crimp. A complete cable set including wirewrap header for prototyping is included with each PROMPT.

Equipment Supplied

PROMPT 48 mainframe with two MCS-48 processors (8748, 8035), display/keyboard, EPROM programmer, power supply, cabinet, and ROM-based monitor.

110 V AC power cable

110 or 220 V AC

Fuse

Panel I/O ports

Bus connector cable set

Physical Characteristics

Height — 5.3 in. (13.5 cm) max

Width — 17 in. (43.2 cm)

Depth — 17 in. (43.2 cm) max

Weight — 21 lb. (9.6 kg)

Electrical Characteristics

Power Requirements — either 115 or 230V AC ($\pm 10\%$) may be switch selected on the mainframe. 1.8 amps max current (at 125 V AC).

Frequency — 47-63 Hz

Environmental Characteristics

Operating Temperature — 0°C to +40°C

Non-Operating Temperature — 20°C to +65°C

Reference Manuals

9800402 — Intellec PROMPT 48 User's Manual (SUPPLIED)

9800270 — MCS-48 User's Manual (SUPPLIED)

9800255 — MCS-48 and UPI-41 Assembly Language Programming Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
PROMPT-48 or PROMPT-48-220V	Intellec PROMPT 48 MCS-48 micro-computer design aid. Complete with two MCS-48 processors (8748 and 8305), EPROM programmer, integral keyboard, displays, and system monitor in ROM.
PROMPT-SER	Serial cable for connecting PROMPT to TTY, CRT



ICE-49 MCS-48 IN-CIRCUIT EMULATOR

Emulates 8049, 8048, 8748, 8039, 8035, and 8021* Microcomputers

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

Extends Intellec microcomputer development system debug power to user configured system via external cable and 40-pin plug, replacing system MCS-48 device

Emulates user system MCS-48 device in real time

Shares static RAM memory with user system for program debug

Provides hardware comparators for user designated break conditions

Eliminates need for extraneous debugging tools residing in user system


Collects bus, register, and MCS-48 status information on instructions emulated

Provides capability to examine and alter MCS-48 registers, memory, and flag values, and to examine pin and port values

Integrates hardware and software efforts early to save development time

The ICE-49 MCS-48 In-Circuit Emulator module is an Intellec-resident module that interfaces with any MCS-48 system. The MCS-48 family consists of the 8049, 8048, 8748, 8039, 8035, and 8021 microcomputers. The ICE-49 module interfaces with an MCS-48 system through a cable terminating in an MCS-48 pin-compatible plug which replaces the MCS-48 device in the system. With the ICE-49 plug in place, the designer has the capability to execute the system in real time while collecting up to 255 instruction cycles of real-time trace data. In addition, he can single step the system program to monitor more closely the program logic during execution. Static RAM memory is available through the ICE-49 module to emulate MCS-48 program and data memory. The designer can display and alter the contents of data and replacement RAM control memory, internal MCS-48 registers and flags and I/O ports. Powerful debug capability is extended into the MCS-48 system while ICE-49 debug hardware and software remain inside the Intellec system. Symbolic reference capability allows the designer to use meaningful symbols rather than absolute values when examining and modifying memory, registers, flags, and I/O ports in this system.

*EM1 emulator board is also required.



MPLI
SYSTEM

FUNCTIONAL DESCRIPTION

Debug Capability Inside User System

The ICE-49 module provides the user with the ability to debug a full prototype or production system without introducing extraneous hardware or software test tools. The module connects to the user system through the socket provided for the MCS-48 device in the user system. Intellec memory is used for the execution of the ICE-49 software. The Intellec console and file handling capabilities provide the designer with the ability to communicate with the ICE-49 module and display information on the operation of the prototype system. The ICE-49 module block diagram is shown in Figure 1.

Batch Testing

In conjunction with the ISIS-II diskette operating system, the ICE-49 module can run extensive system diagnostics without operator intervention. The designer or test engineer can define a complete diagnostic exercise, which is stored in a file on the diskette. When activated with an ISIS-II submit command, this file can instruct the ICE-49 module to execute the diagnostic routine and store the results in another file on the diskette. Results are available to the designer at his convenience. In this way, routine diagnostics and long term testing may be done without tying up valuable manpower.

Integrated Hardware/Software Development

The user prototype need consist of no more than an MCS-48 socket and timing logic to begin integration of software and hardware development efforts. Through the ICE-49 module mapping capabilities, Intellec system resources can be accessed to replace prototype memory. Hardware designs can be tested using the system software to drive the final product. Thus, the system integration phase, which can be costly when attempting to mesh completed hardware and software products, becomes a convenient two-way debug tool when begun early in the design cycle.

Real-Time Trace

The ICE-49 module captures trace information while the designer is executing programs in real time. The instructions executed, program counter, port values for bus 0, port 1 and port 2, and the values of selected MCS-48 status lines are stored for the last 255 instruction cycles executed. When retrieved for display, code is disassembled for user convenience. This provides data for determining how the user system was reacting prior to emulation break, and is available whether the break was user initiated or the result of an error condition. For more detailed information on the actions of internal registers, flags, or other system operations, the user may operate in single or multiple step sequences tailored to system debug needs.




Figure 1. ICE-49 Module Block Diagram

Memory Mapping

The 8049, 8748 and 8048 contain internal program and data memory. Both program and data memory can be expanded using external memory devices.

Internal Memory — When the MCS-48 microcomputer is replaced by the ICE-49 socket in a system, the ICE-49 module supplies static RAM memory as a replacement for the internal microcomputer memory. The ICE-49 module has enough RAM memory available to emulate up to the total 4K control memory capability of the system. The ICE-49 module also provides for up to 320 bytes of data memory.

External Memory — The ICE-49 module separates replacement control memory into sixteen 256-byte blocks. Replacement external data memory consists of one 256-byte block. Each block of memory can be defined separately as supplied by the user system or supplied by the ICE-49 module. The user may assign ICE-49 equivalent memory to take the place of external memory not yet supplied in his system.

Symbolic Debugging

ICE-49 software provides symbolic definition of all MCS-48 registers, flags, and selected MCS-48 pins. Symbolically defined pseudo registers provide access to the sense of MCS-48 flip flops which enable time, counter, interrupt, and flag-0/flag-1 options. In addition, the user may reference locations in program and data memory, or their contents, symbolically. The user symbol table generated along with the object file during a program assembly may be loaded to Intellec memory for access during emulation. The user is encouraged to add to this symbol table any additional symbolic values for memory addresses, constants, or variables he may find useful during system debugging. Symbols may be substituted for numeric values in any of the ICE-49 commands. Symbolic reference is a great advantage to the system designer. He is no longer burdened with the need to recall or look up those addresses of key locations in his program that can change with each assembly. Meaningful symbols from his source program may be used instead. For example, the command:

```
GO FROM .START TILL XDATA. RSLT WRITTEN
```

begins execution of the program at the address referenced by the label START in the designers assembly program. A breakpoint is set to occur the first time the microprocessor writes to the external data memory location referenced by RSLT. The designer does not have to be concerned with the physical locations of START and RSLT. The ICE-49 software driver supplies them automatically from information stored in the symbol table.

Hardware

The ICE-49 module is a microcomputer system utilizing Intel's 8049 or 8048/8748 microcomputer as its nucleus. The 8049 provides the 8049, 8039 emulation characteristics. The 8048/8748 provides the 8748/8648/8035/8021 emulation characteristics. The ICE-49 module uses an

Intel 8080 to communicate with the Intellec host processor via a common memory space. The 8080 also controls an internal ICE-49 bus for intramodule communication. ICE-49 hardware consists of two PC boards, the controller board, and the emulator board, all of which reside in the Intellec chassis. A cable interfaces the ICE-49 boards to the MCS-48 system. The cable terminates in a MCS-48 pin compatible plug which replaces any MCS-48 device in the user system. The ICE-49 module block diagram is shown in Figure 1.

Real-Time Trace

Trace Buffer — While the ICE-49 module is executing the user program, it is monitoring port, program counter, data, and status lines. Values for each instruction cycle executed are stored in a 255 x 44 real-time RAM trace buffer. A resettable timer resident on the controller board counts instruction cycles.

Controller Board

The ICE-49 module talks to the Intellec system as a peripheral device. The controller board receives commands from the Intellec system and responds through the parameter block. Three 15-bit hardware breakpoint registers are available for loading by the user. While in emulation mode, a hardware comparator is constantly monitoring address and status lines for a match to terminate an emulation. The breakpoint registers provide a signal when a match is detected. The user may disable the emulation break capability and use the signal to synchronize other debug tools. The controller board returns real-time trace data, MCS-48 register, flag, and pin values, and ICE-49 status information, to a control block in the Intellec system when emulation is terminated. This information is available to the user through the ICE-49 interrogation commands. Error conditions, when present, are automatically displayed on the Intellec system console. The controller board also contains static RAM memory, which can be used to emulate MCS-48 program and data memory in real time. 4K of memory is available in sixteen 256-byte pages to emulate MCS-48 PROM or PROM program memory. A 256-byte page of data memory is available to access in place of MCS-48 external data memory. The controller board address map directs the ICE-49 module to access either replacement ICE-49 memory or actual user system external memory in 256-byte segments based on information provided by the user.

Emulator Board

The emulator board contains the 8049* and peripheral logic required to emulate the MCS-48 device in the user system. A software selectable 6 MHz or 3 MHz clock drives the emulated MCS-48 device. This clock can be disabled and replaced with a user supplied TTL clock in the user system.

*Use 8048 with internal monitor program when emulating 8748/8048/8035/8021.

Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector which plugs into the user system in the socket designed for the MCS-48 device.

Software

The ICE-49 software driver is a RAM-based program which provides the user with an easy to use command language (see Table 1, Table 2, and Table 3) for defining breakpoints, initiating real-time emulation or single step operation, and interrogating and altering user system status recorded during emulation. The ICE-49 command language contains a broad range of modifiers to provide the user with maximum flexibility in defining the operation to be performed. The ICE-49 software driver is available on diskette and operates in 32K of Intellec RAM memory.

Command	Operation
Enable	Activates breakpoint and display registers for use with go and step commands.
Go	Initiates real-time emulation and allows user to specify breakpoints and data retrieval.
Step	Initiates emulation in single instruction increments. Each step is followed by register dump. User may optionally tailor other diagnostic activity to his needs.
Interrupt	Emulates user system interrupt.

Table 1. ICE-49 Emulation Commands

Command	Operation
Display	Prints contents of memory, MCS-48 device registers, I/O ports, flags, pins, real-time trace data, symbol table, or other diagnostic data on list device.
Change	Alters contents of memory, register, output port, or flag. Sets or alters breakpoints and display registers.
Map	Defines memory status.
Base	Establishes mode of display for output data.
Suffix	Establishes mode of display input data.

Table 2. ICE-49 Interrogation Commands

Command	Operation
Load	Fetches user symbol table and object code from input device.
Save	Sends user symbol table and object code to output device.
Define	Enters symbol name and value to user symbol table.
Move	Moves block of memory data to another area of memory.
List	Defines list device.
Exit	Returns program control to ISIS-II.
Evaluate	Converts expression to equivalent values in binary, octal, decimal, and hex.
Remove	Deletes symbols from symbol table.
Reset	Reinitializes ICE-49 hardware.

Table 3. ICE-49 Utility Commands

SPECIFICATIONS

ICE-49 Operating Environment

Required Hardware

Intellec microcomputer development system
System console
Intellec diskette operating system
ICE-49 Module

Required Software

System monitor
ISIS-II

Equipment Supplied

Printed circuit boards (control board, emulator board)
Interface cables and buffer module
ICE-49 software, diskette-based version (single density or double density)
8048 with internal monitor program

System Clock

Crystal controlled 6.0 MHz internal, 3.0 MHz internal or user supplied TTL external: software selectable.

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 8.00 lb. (3.64 kg)

Electrical Characteristics

DC Power Requirements

$V_{CC} = +5V \pm 5\%$
 $I_{CC} = 10A \text{ max}; 7.0A \text{ typ}$
 $V_{DD} = +12V \pm 5\%$
 $I_{DD} = 79 \text{ mA max}; 45 \text{ mA typ}$
 $V_{BB} = -10V \pm 5\%$
 $I_{BB} = 20 \text{ mA max}$

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.

Input Impedance — @ ICE-49 user socket pins: $V_{IL} = 0.8V$ (max), $I_{IL} = -1.6$ mA, $V_{IH} = 2.0V$ (min), $I_{IH} = 40$ μA

For Bus:

 $V_{IL} = 0.8V$ (max), $I_{IL} = -250$ μA $V_{IH} = 2.0V$ (min), $I_{IH} = 20$ μA **Output Impedance** — @ ICE-49 user socket pins:

P1, P2:

 $V_{OL} = 0.5V$ (max), $I_{OL} = 16$ mA $V_{OH} = V_{CC}$ (10K pullup)

For Bus:

 $V_{OL} = 0.5V$ (max), $I_{OL} = 25$ mA $V_{OH} = 3.65V$ (min), $I_{OH} = -1$ mA

Others:

 $V_{OL} = 0.5V$ (max), $I_{OL} = 16$ mA $V_{OH} = 2.4V$ (max), $I_{OH} = -400$ μA **Environmental Characteristics****Operating Temperature** — $0^{\circ}C$ to $40^{\circ}C$ (Room Temperature)**Operating Humidity** — Up to 95% relative humidity without condensation**Reference Manuals****9800632** — ICE-49 Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION**Part Number Description**

MDS-49-ICE	8049, 8048, 8039, 8748, 8035, 8021 CPU in-circuit emulator. Cable assembly and interactive diskette software included
MDS-498	Assembled kit to upgrade ICE-48 to ICE-49 capability. ICE-49 emulator board, 8049/8048 CPU components with internal monitor program, ICE-49 firmware and diskette software included.



ICE-80 8080 IN-CIRCUIT EMULATOR

Connects Intellec system to user configured system via an external cable and 40-pin plug, replacing the user system 8080

Allows real-time (2 MHz) emulation of user system 8080

Shares Intellec RAM, ROM, and PROM memory and Intellec I/O facilities with user system

Checks for up to three hardware and four software break conditions

Offers full symbolic debugging capabilities

Eliminates need for extraneous debugging tools residing in user system


Provides address, data, and 8080 status information on last 44 machine cycles emulated

Provides capability to examine and alter CPU registers, main memory, pin, and flag values

Integrates hardware and software development efforts

Available in diskette or paper tape versions

The Intellec ICE-80 8080 In-Circuit Emulator is an Intellec resident module designed to interface with any user configured 8080 system. With ICE-80 as a replacement for a prototype system 8080, the designer may emulate the system's 8080 in real time, single step the system's program, and substitute Intellec memory and I/O for user system equivalents. Powerful Intellec debug functions are extended into the user system. For the first time the designer may examine and modify his system with symbolic references instead of absolute values.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

Integrated Hardware/Software Development

Use of the ICE-80 module enables the system integration phase, which can be so costly and frustrating when attempting to mesh completed hardware and software products, to become a convenient two-way debug tool when begun early in the design cycle. The user prototype need consist of no more than an 8080 CPU socket and a user bus to begin integration of software and hardware development efforts. With the ICE-80 mapping capabilities, system resources may be accessed for missing prototype hardware. Hardware designs may be tested using system software to drive the final product. A functional block diagram of the ICE-80 module is shown in Figure 1.

Symbolic Debugging Capability

ICE-80 provides for user-defined symbolic references to program memory addresses and data. Symbols may be substituted for numeric values in any of the ICE-80 commands. The user is thus relieved from looking up addresses of variables or program subroutines.

Symbol Table — The user symbol table generated along with the object file during a PL/M compilation or a MAC80 or resident assembly, is loaded to memory along with the user program to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables found useful

during system debugging. By referring to symbolic memory addresses, the user may be assured of examining, changing, or breaking at the intended location.

Symbolic Reference — ICE-80 provides symbolic definition of all 8080 registers, flags, and selected pins. The following symbolic references are also provided for user convenience: **TIMER**, a 16-bit register containing the number of ϕ_2 clock pulses elapsed during emulation; **ADDRESS**, the address of the last instruction emulated; **INTERRUPTENABLED**, the user 8080 interrupt mechanism status; and **UPPERLIMIT**, the highest RAM address occupied by user memory.

Debug Capability Inside User System

ICE-80 provides for user debugging of full prototype or production systems without introducing extraneous hardware or software test tools. ICE-80 connects to the user system through the socket provided for the user 8080 in the user system (See Figure 2). Intellec memory is used for the execution of the ICE-80 software, while I/O provides the user with the ability to communicate with ICE-80 and receive information on the generation of the user system. A sample ICE-80 debug session is shown in Figure 3.

I/O Mapping and Memory

Memory and I/O for the user system may be resident in the user system or "borrowed" from the Intellec system through ICE-80's mapping capability.




Figure 1. Functional Block Diagram of ICE-80 Module




Figure 2. ICE-80 Module Installed in User System

Memory Blocking — ICE-80 separates user memory into 16 4K blocks. User I/O is divided into 16 16-port blocks. Each block of memory or I/O may be defined independently. The user may assign system equivalents to take the place of devices not yet designed for the user system during prototyping. In addition, memory or I/O may be accessed in place of user system devices during prototype or production checkout.

Error Messages — The user may also designate a block of memory or I/O as nonexistent. ICE-80 issues error messages when memory or I/O designated as nonexistent is accessed by the user program.

Real-Time Trace

ICE-80 captures valuable trace information while the user is executing programs in real time. The 8080 status, the user memory or port addressed, and the data read or written (snap data), is stored for the last 44 machine cycles executed. This provides ample data for determining how the user system was reacting prior to emulation break. It is available whether the break was user initiated or the result of an error condition. For detailed information on the actions of CPU registers, flags, or other system operations, the user may operate in single or multiple step sequences tailored to system debug needs.

Hardware

The heart of the ICE-80 is a microcomputer system utilizing Intel's 8080 microprocessor as its nucleus. This system communicates with the Intellec host processor via I/O commands. Host processor commands and ICE-80 status are interchanged through registers on the

ICE-80 trace board. ICE-80 and the system also communicate through a control block resident in the Intellec main memory, which contains detailed configuration and status information transmitted at an emulation break. ICE-80 hardware consists of two PC boards — the processor and trace boards residing in the Intellec chassis — and a 6-foot cable interfacing to the user system. The trace and processor boards communicate with the system on the bus, and also with each other on a separate ICE-80 bus. ICE-80 connects to the user system through a cable that plugs directly into the socket provided for the user's 8080.

Trace Board

The trace board talks to the system as a peripheral device. It receives commands to ICE-80 and returns ICE-80 responses. While ICE-80 is executing the user program, the trace board collects data for each machine cycle emulated (snap data). The information is continuously stored in high-speed bipolar memory.

Breakpoint — The trace board also contains two 24-bit hardware breakpoint registers which can be loaded by the user. While in emulation mode, a hardware comparator is constantly monitoring address and status lines for a match to terminate an emulation. A user probe is also available for attachment to any user signal. When this signal goes true a break condition is recognized.

Interrogation — The trace board signals the processor board when a command to ICE-80 or break condition has been detected. The ICE-80 CPU then sends data stored on the trace board to the control block in memory. Snap data, along with information on 8080 registers and pin status and the reason for the emulation break, are then available for access during interrogation mode. Error conditions, if present, are transmitted and automatically displayed for the user.

Processor Board

An 8080 CPU resides on the processor board. During emulation it executes instructions from the user's program. At all other times it executes instructions from the control program in the trace module's ROM.

Timing — The processor board contains an internal clock generator to provide clocks to the user emulation CPU at 2 MHz. The CPU can alternately be driven by a clock derived from user system signal lines. The clock source is selected by a jumper option on the board. A timer on the trace board counts the ϕ_2 clock pulses during emulation and can provide the user with the exact timing of the emulation.

On/Off Control — The processor board turns on an emulation when ICE-80 has received a run command from the system. It terminates emulation when a break condition is detected on the trace board, or the user's program attempts to access memory or I/O ports designated as nonexistent in the user system, or the user 8080 is inactive for a quarter of a second.

Status Storage — The address map located on the processor board stores the assigned location of each user memory or I/O block. During emulation the processor board determines whether to send/receive information

ISIS 8080 MACROASSEMBLER, V1.0

PAGE 1

```

;USER PROGRAM TO OUTPUT A SERIES OF
;CHARACTERS TO SDK-80 CONSOLE DEVICE
:
1320          ORG 1320H
01E3         C0 EQU 1E3H ;SDK-80 CONSOLE OUT DRIVER
:
1320 0601    START: MVI B,1 ;SET UP B VALUE
1322 3A3613  LDA DAT1 ;LOAD A WITH DAT1 VALUE
135 4F       LOOP:  MOV C,A
1326 CDE301  CALL C0 ;SEND C VALUE TO CONSOLE
1329 79      MOV A,C ;RESTORE A
132A 93      SBB B ;SUBTRACT B FROM A
132B 323713 STA RSLT ;STORE RESULT IN RSLT
132E FE40    CPI 40H ;LAST VALUE TO PRINT
1330 C22513 JNZ LOOP ;LOOP AGAIN IF A>40H
1333 C32013 JMP START ;ELSE RESTART WHOLE PROCEDURE
:
1336 5A     DAT1: DB 5AH
1337       RSLT: DS 1
0000       END

```

ISIS, V1.0 INITIAL ICE-80 SESSION

-ICE80 (Note: The SDK-80 Monitor has already been used to initialize the SDK-80 Board)

ISIS ICE-80, V1.0

```

① **XFORM MEMORY 0 TO 1 U
  *XFORM IO 0FH U
② *LOAD PROG. HEX
  ERR = 067
  STAT = 11H TYPE = 06H CMND = 07H ADDR = 1320H GOOD = 06H BAD = 04H
  *CHANGE MEMORY 1321H = FFH
  ERR = 067
  STAT = 11H TYPE = 06H CMND = 07H ADDR = 1321H GOOD = FFH BAD = FDH
  *LOAD PROG. HEX
③ *GO FROM START UNTIL RSLT WRITTEN
  EMULATION BEGUN
④ ERR = 067
  STAT = 11H TYPE = 07H CMND = 02H
⑤ *DISPLAY CYCLES 5

  STAT = A2H ADDR = 1326H DATA = CDH
  STAT = 82H ADDR = 1327H DATA = E3H
  STAT = 82H ADDR = 1328H DATA = 01H
  STAT = 04H ADDR = FFFFH DATA = 13H
  STAT = 04H ADDR = FFFEH DATA = 29H
⑥ *CHANGE DOUBLE REGISTER SP = 13FFFH
  *BASE HEX
  *EQUATE STOP = 1333H
⑦ *GO FROM START UNTIL STOP EXECUTED THEN DUMP
  EMULATION BEGUN
  B = 01H C = 41H D = 00H E = 00H H = 00H L = 00H F = 56H A = 40H P = 1320H * = 1333H S = 13FFFH
  EMULATION TERMINATED AT 1333H
⑧ *EXIT
  *FFFF

```

Notes

- Set up user memory and I/O. The program is set up to execute in block 1 (1000H-1FFFFH) of user memory, and requires access to the SDK-80 monitor (block 0) and I/O ports in block 0FH. Both ports and memory are defined as available to the user system. All other memory and I/O is initialized by ICE-80 as nonexistent (guarded).
- A load command generates an error. The type and command numbers indicate that a data mismatch occurred on a write to memory command. The data to be written to address 1320H should have been 06H. When ICE-80 read the data after writing it, a 04H was detected. A change command to a different memory address hints that bit 1 does not go to 1 anywhere in this memory block. Examination indicates that a pin was shorted on the RAM located at 1300H-13FFFH in the prototype system. The problem is fixed and a subsequent load succeeds.
- A real-time emulation is begun. The program is executed from 'START' (1320H) and continues until 'RSLT' is written [in location 1328H, the contents of the accumulator is stored in (written into) 'RSLT'].
- An error condition results: TYPE 07, CMND 02 indicate the program accessed is a guarded area.
- The last 5 machine cycles executed are displayed. The last instruction executed was a call (CDH). The fourth and fifth cycles are a push operation (designated by status 04H) to store the program counter before executing the call. The stack pointer was not initialized in the program and is accessing memory location FFFFH.
- After making a note to initialize the stack pointer in the next assembly, a temporary fix is effected by setting the stack pointer to the top of user available memory.
- After setting the base for displays to hex and adding the symbol 'STOP' to the symbol table, emulation is started which will terminate when the instruction at 1333H ('STOP') is executed. When emulation terminates, a dump of the contents of user 8080 registers is requested. One can see that the value of the accumulator is set at 40H, the stack pointer is set at 13FFFH, the last address executed (*) is 1333H, and the program counter has been set to 1320H.
- Exit returns control to the MDS monitor.

Figure 3. Sample ICE-80 Debug Session

on the Intellec or user bus by consulting the address map. The processor board allows the ICE-80 CPU to gain access to the bus as a master to "borrow" Intellec facilities. At an emulation break, the processor board stores the status of specified 8080 input and output signals, disables all interaction with the user bus, and commands the trace board to send stored information to a control block in Intellec memory for access during interrogation mode.

Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector that plugs into the user system in the socket designed for the 8080 when enabled by the processor module's user bus control logic.

Software

The ICE-80 software driver (ICE80SD) is a RAM-based program providing easy to use English language commands for defining breakpoints, initiating emulation, and interrogating and altering the user system status recorded during emulation. ICE-80 commands are con-

figured with a broad range of modifiers to provide the user with maximum flexibility in describing the operation to be performed. Listings of emulation commands, interrogation commands, and utility commands are provided in Table 1, Table 2, and Table 3, respectively.

Command	Operation
Base	Establishes mode of display for output data.
Display	Prints contents of memory, 8080 registers, input ports, 8080 flags, 8080 pins, snap data, symbol table, or other diagnostic data on list device. May also be used for base-to-base conversion, or for addition or subtraction in any base.
Change	Alters contents of memory, register, output port, or 8080 flag.
XFORM	Defines memory and I/O status.
Search	Looks through memory range for specified value.

Table 2. ICE-80 Interrogation Commands

Command	Operation
Go	Initiates real-time emulation and allows user to specify breakpoints, data retrieval, and conditions under which emulation should be reinitiated.
Step	Initiates emulation in single or multiple instruction increments. User may specify register dump or tailor diagnostic activity to his needs following each step, and define conditions under which stepping should continue.
Range	Delimits blocks of instructions for which register dump or tailored diagnostics are to occur.
Continue	Resumes real-time emulation.
Call	Emulates user system interrupt.

Table 1. ICE-80 Emulation Commands

Command	Operation
Load	Fetches user symbol table and object code from input device.
Save	Sends user symbol table and object code to output device.
Equate	Enters symbol name and value to user symbol table.
Fill	Fills memory range with specified value.
Move	Moves block of memory data to another area of memory.
Timeout	Enables/disables user CPU 1/4 second wait state timeout.
List	Defines list device (diskette-based version only).
Exit	Returns program control to monitor.

Table 3. ICE-80 Utility Commands

SPECIFICATIONS

Paper Tape-Based ICE80SD Operating Environment

Required Hardware

Intellec system
System console
Reader device
Punch device
ICE-80

Required Software

System monitor

Diskette-Based ICE80SD

Operating Environment

Required Hardware

Intellec system
32K bytes RAM memory
System console
ISIS MOS floppy disk drive
ICE-80

Required Software

System monitor
ISIS-II Diskette Operating System

System Clock

Crystal controlled 2.185 MHz \pm 0.01%. May be replaced by user clock through jumper selection.

Connectors

Edge Connector — CDC VPB01E32A00A1

Physical Characteristics

Width — 12.00 in. (30.48 cm)

Height — 6.75 in. (17.15 cm)

Depth — 0.50 in. (1.27 cm)

Weight — 8.00 lb (3.64 kg)

Electrical Characteristics

DC Power Requirements

$V_{CC} = +5V, \pm 5\%$

$I_{CC} = 9.81A \text{ max}; 6.90A \text{ typ}$

$V_{DD} = +12V, \pm 5\%$

$I_{DD} = 79 \text{ mA max}; 45 \text{ mA typ}$

$V_{BB} = -9V, \pm 5\%$

$I_{BB} = 1 \text{ mA max}; 1\mu A \text{ typ}$

Environmental Characteristics

Operating Temperature — 0°C to 40°C

Operating Humidity — Up to 95% relative humidity without condensation

Equipment Supplied

Printed circuit modules (2)

Interface cables and buffer board

ICE-80 software driver, paper tape version

(ICE-80 software driver, diskette-based version is supplied with diskette operating systems)

Reference Manuals

9800185 — ICE-80 Operator's Manual (SUPPLIED)

9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

MDS-80-ICE 8080 CPU in-circuit emulator, cable assembly and interactive software included



ICE-85 MCS-85 IN-CIRCUIT EMULATOR

Connects the Intellec system resources to the user configured system via a 40-pin adaptor plug

Executes user system software in real time

Shares Intellec memory and I/O facilities with user system

Provides 1023 states of 8085 trace data plus 18 additional logic signals via external trace module


Offers full symbolic debugging capability for both assembly language and Intel's high level compiler language, PL/M-80

Displays trace data from user's 8085 in assembler mnemonics and allows personality groupings of data sampled by external 18-channel trace module

Extends ICE capabilities to prototype system peripheral circuitry by allowing user to execute peripheral chip analysis routines

Provides ability to examine and alter MCS-85 registers, memory, flag values, interrupt bits, and I/O ports

The ICE-85 MCS-85 In-Circuit Emulator is an Intellec resident module designed to interface with any user configured 8085 system. In addition, an external trace module provides access to user system peripheral circuitry via a user configured DIP clip for peripheral ICs or may be attached to as many as 18 separate prototype signal nodes via individual probe clips. Using the ICE-85 module, the designer may execute prototype software in real time or single step mode and may substitute Intellec system memory and I/O for their user system equivalents. ICE capability may be extended to the remaining user system peripheral circuitry by allowing the user to create and execute a library of user defined peripheral chip analyzer routines. All user access to the prototype system software may be done symbolically by assigning names to program locations and data, I/O ports, and groups of external trace signals. For the first time, in-circuit emulation extends beyond a user prototype CPU to the entire user system, allowing in-system emulation.



SYMBOLIC DEBUGGING CAPABILITY

ICE-85 allows the user to make symbolic references to I/O ports, memory addresses and data in his program. Symbols and PL/M statement number may be substituted for numeric values in any of the ICE-85 commands. The user is relieved from looking up addresses of variables or program subroutines.

The user symbol table generated along with the object file during a PL/M-80 compilation or by the ISIS-II 8080/8085 Macro Assembler is loaded into the Intellec® System memory along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found useful during system debugging. By referring to symbol memory addresses, the user can examine, change or break at the intended location.

ICE-85 provides symbolic definition of all 8085 registers, interrupt bits and flags. The following symbolic references are also provided for user convenience: TIMER, the low-order 16 bits of a register containing the number of 2 MHz clock pulses elapsed during emulation; HTIMER, the high-order 16 bits of the timer counter; PPC, the address of the last instruction emulated; BUFFERSIZE, the number of frames of valid trace data (between 0 and 1022).

PERSONALITY GROUPED DISPLAYS

Trace data in the 1023 by 42-channel real-time trace memory buffer is displayed in easy to read format. The user has the option to specify trace data displays in actual 8085 assembler instruction mnemonics. The data collected from the External Trace Module can be grouped and symbolically named according to user specifications and displayed in the appropriate number base designation. Simple ICE-85 commands allow the user to select any portion of the 42K-bit trace buffer for immediate display.

MEMORY AND I/O MAPPING

Memory and I/O for the user system can be resident in the user system or "borrowed" from the Intellec® System through ICE-85's mapping capability.


ICE-85 separates user memory into 32 2K blocks. Each block of memory can be defined independently. The user may assign Intellec® System equivalents to take the place of devices not yet designed for the user system during prototyping. In addition, Intellec® System memory or I/O can be accessed in place of suspect user system devices during prototyping or production checkout.

The user can also designate a block of memory or I/O as nonexistent. ICE-85 issues error messages when memory or I/O designated as nonexistent is accessed by the user program.

INTEGRATED HARDWARE/SOFTWARE DEVELOPMENT

The user prototype need consist of no more than an 8085 CPU socket and a user bus to begin integration of software and hardware development efforts. Through ICE-85 mapping capabilities, Intellec® System equivalents can be accessed for missing prototype hardware. Hardware designs can be tested using the system software which will drive the final product.

The system integration phase, which can be so costly when attempting to mesh completed hardware and software products, becomes a convenient two-way debug tool when begun early in the design cycle.



TYPICAL ICE INTERROGATION AND UTILITY COMMANDS

DISPLAY/ CHANGE	Display/Changes the values of symbols and the contents of 8085 registers, pseudo-registers, status flags, interrupt bits, I/O ports and memory.
EVALU- ATE	Displays the value of an expression in the binary, octal, decimal or hexadecimal.
SEARCH	Searches user memory between locations in a user program for specified contents.
CALL	<i>Emulates</i> a procedure starting at a specified memory address in user memory.
ICALL	<i>Executes</i> a user-supplied procedure starting at a specified memory address in the Intellec® System memory.
EXECUTE	Saves emulated program registers and emulates a user-supplied subroutine to access peripheral chips in the user's system.

REAL TIME TRACE

ICE-85 captures valuable trace information from the emulating CPU and the External Trace Module while the user is executing programs in real time. The 8085 status, the user memory or port addressed, the data read or written, the serial data lines and data from 18 external signals, is stored for the last 1023 machine states executed (511 machine cycles). This provides ample data for determining how the user system was reacting prior to emulation break. It is available whether the break was user-initiated or the result of an error condition.

For detailed information on the actions of CPU registers, flags, or other system operations, the user may operate in single or multi-step sequences tailored to system debug needs.

EXTERNAL TRACE MODULE

TTL level signals from 18 points in the user system may be synchronously sampled by the External Trace Module and collected in ICE-85's trace buffer. The signals can be collected from a single peripheral chip via the supplied 40-pin DIP clip or may be placed by the user on up to 18 separate signal nodes using the supplied 18 individual probe clips. These signals are included in the 42-channel breakpoint comparisons and clock qualifiers. Also, data from these 18 channels may be displayed in each to read, user-defined groupings.

SYNCHRONOUS OPERATION WITH OTHER DESIGN AIDS

ICE-85 can be synchronized with other Intellect® design aids by means of two external synchronization lines. These lines are used to enable and disable ICE-85 trace data collection and to cause break conditions based on an external signal which may not be included in the ICE-85 breakpoint registers. In addition, ICE-85 can generate signals on these lines which may be used to control other design aids.


BREAK REGISTERS/TRACE MEMORY

ICE-85 has two breakpoint registers which are used to break emulation, and two trace qualifier registers which are used to control the collection of trace data during emulation. Each register is 42 entries wide, one entry for each channel and each entry can take any one of the three values 0, 1 or "don't care".

The trace buffer, also 42 entries wide, collects data sampled from 24 8085 processor channels and 18 external channels sampled by the External Trace Module. The signals collected from the 8085 include address lines, data lines, status lines and serial input and output lines. The 18 channels extending from the External Trace Module synchronously sample and collect into the trace buffer any user-specified TTL compatible signal from the rest of the prototype system. "Break" and "trace qualification" may therefore occur as a result of a match of any combination of up to 42 channels of CPU and external circuitry signals.

EMULATION CONTROLS AND COMMANDS

GROUP	Defines into a symbolically named group, a channel or combination of channels from the 8085 Microprocessor and/or the External Trace Module.
GO	Initiates real-time emulation and controls emulation break conditions.
STEP	Initiates emulation in single instruction steps. User may specify the type and amount of information displayed following each step, and define conditions under which stepping should continue.
PRINT	Prints the user-specified portion of the trace memory to the selected list device.



ICE-85




Figure 1. Functional Block Diagram of ICE-85 Module

SPECIFICATIONS

ICE-85 Operating Environment

Required Hardware

Intellec microcomputer development system
System console
Intellec diskette operating system
ICE-85 module

Required Software

System monitor
ISIS-II

Emulation Clock

User's system clock or ICE-85 adaptor socket (6.144 MHz crystal)

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Packaged Weight — 6.00 lb (2.73 kg)

Electrical Characteristics

DC Power Requirements

$V_{CC} = +5V \pm 5\%$

$I_{CC} = 12A \text{ max}; 10A \text{ typ}$
 $V_{DD} = +12V \pm 5\%$
 $I_{DD} = 80 \text{ mA max}; 60 \text{ mA typ}$
 $V_{BB} = -10V \pm 5\%$
 $I_{BB} = 30 \text{ mA max}; 10 \mu A \text{ typ}$

Environmental Characteristics

Operating Temperature — 0° to $40^\circ C$
Operating Humidity — Up to 95% relative humidity without condensation.

Equipment Supplied

18-channel external trace module
Printed circuit boards (2)
Interface cable and emulation buffer module
ICE-85 software, diskette-based version

Reference Manuals

9800463 — ICE-85 Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
MDS-85-ICE	8085 CPU in-circuit emulator and 18-channel external trace module



PRELIMINARY
Notice: This is not a final specification. Some parameter limits are subject to change.

ICE-86™ 8086 IN-CIRCUIT EMULATOR

Hardware in-circuit emulation

Full symbolic debugging

Breakpoints to halt emulation on a wide variety of conditions

Comprehensive trace of program execution, both conditional and unconditional

Disassembly of trace or memory from object code into assembler mnemonics

2K bytes of high speed ICE-86 mapped memory


Software debugging with or without user system

Handles full 1 megabyte addressability of 8086

Compound commands

Command macros

The ICE-86 module provides In-Circuit Emulation for the 8086 microprocessor and the iSBC 86/12 Single Board Computer. It includes three circuit boards which reside in Intellec Microcomputer Development Systems. A cable and buffer box connect the Intellec system to the user system by replacing the user's 8086. Powerful Intellec debug functions are thus extended into the user system. Using the ICE-86 module, the designer can execute prototype software in continuous or single-step mode and can substitute blocks of Intellec system memory for user equivalents. Breakpoints allow the user to stop emulation on user-specified conditions, and the trace capability gives a detailed history of the program execution prior to the break. All user access to the prototype system software may be done symbolically by referring to the source program variables and labels.



MPU
SYSTEM

INTEGRATED HARDWARE/SOFTWARE DEVELOPMENT

The ICE-86 emulator allows hardware and software development to proceed interactively. This is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-86 module, prototype hardware can be added to the system as it is designed. Software and hardware testing occurs while the product is being developed.

Conceptually, the ICE-86 emulator assists three stages of development:

1. It can be operated without being connected to the user's system, so ICE-86 debugging capabilities can be used to facilitate program development before any of the user's hardware is available.
2. Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8086 socket. Through ICE-86 mapping capabilities, Intellec memory, ICE memory, or diskette memory can be substituted for missing prototype memory. Time-critical program modules are debugged before hardware implementation by using the 2K-bytes of high-speed ICE-resident memory. As each section of the user's hardware is completed, it is added to the prototype. Thus each section of the hardware and software is "system" tested as it becomes available.
3. When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-86 module is then used for real time emulation of the 8086 to debug the system as a completed unit.

Thus the ICE-86 module provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

SYMBOLIC DEBUGGING

Symbols and PL/M statement numbers may be substituted for numeric values in any of the ICE-86 commands. This allows the user to make symbolic references to I/O ports, memory addresses, and data in the user program. Thus the user need not remember the addresses of variables or program subroutines.

Symbols can be used to reference variables, procedures, program labels, and source statements. A variable can be displayed or changed by referring to it by name rather than by its absolute location in memory. Using symbols for statement labels, program labels, and procedure names simplifies both tracing and breakpoint setting. Disassembly of a section of code from either trace or program memory into its assembly mnemonics is readily accomplished.

Furthermore, each symbol may have associated with it one of the data types BYTE, WORD, INTEGER, SINTEGER (for short, 8-bit integer) or POINTER. Thus the user need not remember the type of a source program variable when examining or modifying it. For example, the command "!VAR" displays the value in memory of variable VAR in a format appropriate to its type, while the command "!VAR = !VAR + 1" increments the value of the variable.

The user symbol table generated along with the object file during a PL/M-86 compilation or an ASM-86 assembly is loaded into memory along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found useful during system debugging.

The ICE-86 module provides access through symbolic definition to all of the 8086 registers and flags. The READY, NMI, TEST, HOLD, RESET, INTR, and MN/MX pins of the 8086 can also be read. Symbolic references to key ICE-86 emulation information are also provided.





Figure 1. ICE-86 Block Diagram

PRELIMINARY
 Notice: This is not a final specification. Some parameters listed are subject to change.



A typical ICE-86 development configuration. It is based on an MDS-230 Development System, which also includes an MDS-DDS Double Density Diskette Operating System and an MDS-201 Expansion Chassis (which holds the ICE-86 emulator). The ICE-86 module is shown connected to a user prototype system, in this case, an SDK-86.

MACROS AND COMPOUND COMMANDS

The ICE-86 module provides a programmable diagnostic facility which allows the user to tailor its operation using macro commands and compound commands.

A macro is a set of ICE-86 commands which is given a single name. Thus, a sequence of commands which is executed frequently may be invoked simply by typing in a single command. The user first defines the macro by entering the entire sequence of commands which he wants to execute. He then names the macro and stores it for future use. He executes the macro by typing its name and passing up to ten parameters to the commands in the macro. Macros may be saved on a disk file for use in subsequent debugging sessions.

Compound commands provide conditional execution of commands (IF), and execution of commands until a condition is met or until they have been executed a specified number of times (COUNT, REPEAT).

Compound commands and macros may be nested any number of times.

MEMORY MAPPING

Memory for the user system can be resident in the user system or "borrowed" from the Intellec System through ICE-86's mapping capability.

The ICE-86 emulator allows the memory which is addressed by the 8086 to be mapped in 1K-byte blocks to:

1. Physical memory in the user's system,
2. Either of two 1K-byte blocks of ICE-86 high speed memory,
3. Intellec memory,
4. A random-access diskette file.

The user can also designate a block of memory as non-existent. The ICE-86 module issues an error message when any such "guarded" memory is addressed by the user program.

Command	Description
GO	Initializes emulation and allows the user to specify the starting point and breakpoints. Example: GO FROM .START TILL .DELAY EXECUTED where START and DELAY are statement labels.
STEP	Allows the user to single-step through the program.

Table 1. Summary of ICE-86 Emulation Commands

OPERATION MODES

The ICE-86 software is a RAM-based program that provides the user with easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-86 commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

Emulation

Emulation commands to the ICE-86 emulator control the process of setting up, running and halting an emulation of the user's 8086. Breakpoints and tracepoints enable ICE-86 to halt emulation and provide a detailed trace of execution in any part of the user's program. A summary of the emulation commands is shown in Table 1.

Breakpoints — The ICE-86 module has two breakpoint registers that allow the user to halt emulation when a specified condition is met. The breakpoint registers may be set up for execution or non-execution breaking. An execution breakpoint consists of a single address which causes a break whenever the 8086 executes from its queue an instruction byte which was obtained from

the address. A non-execution breakpoint causes an emulation break when a specified condition other than an instruction execution occurs. A non-execution breakpoint condition, using one or both breakpoint registers, may be specified by any one of or a combination of:

1. *A set of address values.* Break on a set of address values has three valuable features:
 - a. Break on a single address.
 - b. The ability to set any number of breakpoints within a limited range (1024 bytes maximum) of memory.
 - c. The ability to break in an unlimited range. Execution is halted on any memory access to an address greater than (or less than) any 20-bit breakpoint address.
2. *A particular status of the 8086 bus* (one or more of: memory or I/O read or write, instruction fetch, halt, or interrupt acknowledge).
3. *A set of data values* (features comparable to break on a set of address values, explained in point one).
4. *A segment register* (break occurs when the register is used in an effective address calculation).

An external breakpoint match output for user access is provided on the buffer box. This allows synchronization of other test equipment when a break occurs.

Tracepoints — The ICE-86 module has two tracepoint registers which establish match conditions to conditionally start and stop trace collection. The trace information is gathered at least twice per bus cycle, first when the address signals are valid and second when the data signals are valid. If the 8086 execution queue is otherwise active, additional frames of trace are collected.

Each trace frame contains the 20 address/data lines and detailed information on the status of the 8086. The trace memory can store 1,023 frames, or an average of about 300 bus cycles, providing ample data for determining how the 8086 was reacting prior to emulation break. The trace memory contains the last 1,023 frames of trace data collected, even if this spans several separate emulations. The user has the option of displaying each frame of the trace data or displaying by instruction in actual ASM-86 Assembler mnemonics. Unless the user chooses to disable trace, the trace information is always available after an emulation.

Interrogation and Utility

Interrogation and utility commands give the user convenient access to detailed information about the user program and the state of the 8086 that is useful in debugging hardware and software. Changes can be made in both memory and the 8086 registers, flags, input pins, and I/O ports. Commands are also provided for various utility operations such as loading and saving program files, defining symbols and macros, displaying trace data, setting up the memory map, and returning control to ISIS-II. A summary of the basic interrogation and utility commands is shown in Table 2.

Memory/Register Commands

- Display or change the contents of:
- Memory
 - 8086 Registers
 - 8086 Status flags
 - 8086 Input pins
 - 8086 I/O ports
 - ICE-86 Pseudo-Registers (e.g. emulation timer)

Memory Mapping Commands

Display, declare, set, or reset the ICE-86 memory mapping.

Symbol Manipulation Commands

Display any or all symbols, program modules, and program line numbers and their associated values (locations in memory).

Set the domain (choose the particular program module) for the line numbers.

Define new symbols as they are needed in debugging.

Remove any or all symbols, modules, and program statements.

Change the value of any symbol.

TYPE

Assign or change the type of any symbol in the symbol table.

ASM

Disassemble user program memory into ASM-86 Assembler mnemonics.

PRINT

Display the specified portion of the trace memory.

LOAD

Fetch user symbol table and object code from the input file.

SAVE

Send user symbol table and object code to the output file.

LIST

Send a copy of all output (including prompts, input line echos, and error messages) to the chosen output device (e.g. disk, printer) as well as the console.

EVALUATE

Display the value of an expression in binary, octal, decimal, hexadecimal, and ASCII.

SUFFIX/BASE

Establish the default base for numeric values in input text/output display (binary, octal, decimal, or hexadecimal).

CLOCK

Select the internal (ICE-86 provided, for stand-alone mode only) or an external (user-provided) system clock.

RWTIMEOUT

Allows the user to time out READ/WRITE command signals based on the time taken by the 8086 to access Inteltec memory or diskette memory.

ENABLE/DISABLE RDY

Enable or disable logical AND of ICE-86 Ready with the user Ready signal for accessing Inteltec memory, ICE memory, or diskette memory.

Table 2. Summary of Basic ICE-86 Interrogation and Utility Commands

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

DIFFERENCES BETWEEN ICE-86 EMULATION AND THE 8086 MICROPROCESSOR

The ICE-86 module emulates the actual operation of the 8086 microprocessor with the following exceptions:

- The ICE-86 module will not respond to a user system NMI or RESET signal when it is out of emulation.
- Trap is ignored in single step mode and on the first instruction step of an emulation.
- The MIN/MAX line, which chooses the "minimum" or "maximum" configuration of the 8086, must not change dynamically in the user system.
- In the "minimum" mode, the user HOLD signal must remain active until HLDA is output by the ICE-86 emulator.
- The $\overline{RQ}/\overline{GT}$ lines in the "maximum" configuration are not supported.

The speed of run emulation by the ICE-86 module depends on where the user has mapped his memory. As the user prototype progresses to include memory, emulation becomes real time.

Memory Mapped To	Estimated Speed
User System	100% of real time*, up to 4 MHz clock
ICE	2 wait states per 8086-controlled bus cycle
Intellec	Approximately 0.02% of real time at 4 MHz clock
Diskette	**

*100% of real time is emulation at the user system clock rate with no wait states.
 **The emulation speed from diskette is comparable to Intellec memory, but emulation must wait when a new page is accessed on the diskette.

DC CHARACTERISTICS OF ICE-86 USER CABLE

1. Output Low Voltages [$V_{OL}(\text{Max}) = 0.4V$]

	$I_{OL}(\text{Min})$
AD0-AD15	12 mA (24 mA @ 0.5V)
A16/S3-A19/S7, $\overline{BHE}/S7$, \overline{RD} , \overline{LOCK} , QS0, QS1, S0, S1, S2, \overline{WR} , M/ \overline{IO} , DT/ \overline{R} , \overline{DEN} , ALE, \overline{INTA}	8 mA (16 mA @ 0.5V)
HLDA	7 mA
$\overline{MATCH0}$ OR $\overline{MATCH1}$ (on buffer box)	16 mA

2. Output High Voltages [$V_{OH}(\text{Min}) = 2.4V$]

	$I_{OH}(\text{Min})$
AD0-AD15	- 3 mA
A16/S3-A19/S7, $\overline{BHE}/S7$, \overline{RD} , \overline{LOCK} , QS0, QS1, S0, S1, S2, \overline{WR} , M/ \overline{IO} , DT/ \overline{R} , \overline{DEN} , ALE, \overline{INTA}	- 2.6 mA
HLDA	- 3.0 mA
$\overline{MATCH0}$ OR $\overline{MATCH1}$ (on buffer box)	- 0.8 mA

3. Input Low Voltages [$V_{IL}(\text{Max}) = 0.8V$]

	$I_{IL}(\text{Max})$
AD0-AD15	- 0.2 mA
NMI, CLK	- 0.4 mA
READY	- 0.8 mA
INTR, HOLD, \overline{TEST} , RESET	- 1.4 mA
MN/ \overline{MX} (0.1 μ F to GND)	- 3.3 mA

4. Input High Voltages [$V_{IH}(\text{Min}) = 2.0V$]

	$I_{IH}(\text{Max})$
AD0-AD15	80 μ A
NMI, CLK	20 μ A
READY	40 μ A
INTR, HOLD, \overline{TEST} , RESET	- 0.4 mA
MN/ \overline{MX} (0.1 μ F to GND)	- 1.1 mA

5. $\overline{RQ}/\overline{GT0}$, $\overline{RQ}/\overline{GT1}$ are pulled up to +5V through a 5.6K ohm resistor. No current is taken from user circuit at V_{CC} pin.

PRELIMINARY
 This is not a final specification. Some
 metric limits are subject to change.

PRELIMINARY
 Notice: This is a preliminary specification. Some parameters are subject to change.

SPECIFICATIONS

ICE-86 Operating Environment

Required Hardware

Intellec microcomputer development system with:

1. Three adjacent slots for the ICE-86 module. (Series II requires MDS-201 Expansion Chassis).
2. 64K bytes of Intellec memory. If user prototype program memory is desired, additional memory above the basic 64K is required.

System console

Intellec diskette operating system
 ICE-86 module

Required Software

System monitor
 ISIS-II, version 3.4 or subsequent
 ICE-86 software

Equipment Supplied

Printed circuit boards (3)
 Interface cable and emulation buffer module
 Operator's manual
 ICE-86 software, diskette-based

Emulation Clock

User system clock up to 4 MHz or 2 MHz ICE-86 internal clock in stand-alone mode

Physical Characteristics

Printed Circuit Boards

Width: 12.00 in (30.48 cm)
 Height: 6.75 in (17.15 cm)
 Depth: 0.50 in (1.27 cm)
 Packaged Weight: 9.00 lb (4.10 kg)

Electrical Characteristics

DC Power

$V_{CC} = +5V \pm 5\% - 4\%$
 $I_{CC} = 15A$ maximum; 11A typical
 $V_{DD} = +12V \pm 5\%$
 $I_{DD} = 120$ mA maximum; 80 mA typical
 $V_{BB} = -10V \pm 5\%$ or $-12V \pm 5\%$ (optional)
 $I_{BB} = 15$ mA maximum; 12 mA typical

Environmental Characteristics

Operating Temperature: 0° to 40°C

Operating Humidity: Up to 95% relative humidity without condensation.

ORDERING INFORMATION

Part Number	Description
MDS-86-ICE	8086 CPU in-circuit emulator



EM1 8021 EMULATION BOARD

**EPROM functional equivalent of 8021 —
single component 8-bit microcomputer**

**Based on 8748 — user programmable/
erasable EPROM 8-bit computer**

**Operates with ICE-49™ to provide full
in-circuit debugging of 8021 prototype
system**

**Connects to prototype system through
8021 pin compatible plug**

**On-card 3.0 MHz or external TTL driven
clock**


**Portable 4" x 7" microcomputer circuit
assembly**

The MDS-EM1 emulator board is a ready-to-use 4" x 7" microcomputer circuit assembly that emulates the Intel 8021 microcomputer. A 12-inch flat-cable assembly connects the board to the 8021 socket in a prototype system. The board is designed so that it can be mounted either as a stand-alone unit or within the prototype assembly.

The 8021 microcomputer has 1K x 8 mask programmable ROM program memory and 64 x 8 RAM data memory. The EM1 is controlled by an Intel 8748, with 1K of EPROM program memory and a 64-byte data memory. The EPROM can be programmed and erased repeatedly during hardware and software development. The EM1 has several ancillary circuits that perform the following functions which are specific to the 8021:

- Zero crossing detector
- Crystal controlled clock/buffer
- Port 0 simulator

For prototype debugging, the 8748 can be removed from its socket and replaced with a cable to an Intel ICE-49. When used with the EM1, ICE-49 emulates the 8021 in real time, or single steps the 8021 program at the user's command. A full range of capabilities for examining and modifying 8021 memory and status are supplied through ICE-49.



MPU
SYSTEM

HARDWARE

The EM1 emulation board uses the 8748 to perform the emulation.

P0 Simulator

Port 0 of the 8021 is a quasi-bidirectional* port. The P0 simulator converts the data bus of the 8748 into a quasi-bidirectional port.

Crystal Control Clock Buffer

The EM1 allows the user to select an on-board oscillator or a TTL clock driven from the 8021 user's prototype system via a Cambion Suitcase jumper.

Jumper	Position	State
W1	A-B	On-Board
	C-D	External TTL Clock

*A bidirectional port which serves as an input port, output port, or both, even though outputs are statically latched.

Zero Cross Detection Simulator

The zero cross detection simulator enables the 8748's T1 input to detect zero-crossings. The circuitry provides a high level signal on a positive crossing and a low level signal on a negative crossing of zero to the T1 input of the 8748.

Reset Buffer


The 8021 resets on a logic HIGH level signal. However, the 8748 resets on a logic LOW level, thus an inverter is provided on the MDS-EM1 to make the two chips compatible.

Optional Pull Ups

Resistors are provided to simulate the optional pull-up resistors on T1 input and port 0 of the 8021. A removable resistor pack is used on port 0. The T1 input pull up can be installed by soldering in a 50K resistor.

SOFTWARE

When emulating the 8021 with EM1 the user must observe the 8021 instruction set.



EM1 FUNCTION DIAGRAM

SPECIFICATIONS**Operating Environment****Stand-Alone Required Hardware**

EM1 emulation board

In-Circuit Emulation Required Hardware

EM1 emulation board

Intellec Microcomputer Development System configured to support ICE-49

Equipment Supplied

EM1 printed circuit board

12" long flat cable terminating in 28-pin plug, pin compatible with 8021

EM1 Operator's Manual

System Clock

Crystal controlled 3.0 MHz on board or user supplied TTL external clock; hardware jumper selectable

Physical Characteristics

Width: 7.0 in. (17.78 cm)

Height: 4.0 in. (10.16 cm)

Depth: 0.75 in. (1.91 cm)

Weight: <1.0 lb (0.45 kg)

Electrical Characteristics**DC Power**

$V_{CC} = 5V \pm 5\%$

$I_{CC} = 300 \text{ mA (max)}$

Environmental Characteristics

Operating Temperature—0°C to 55°C

Operating Humidity—Up to 95% relative humidity without condensation

ORDERING INFORMATION

Part Number	Description
MDS-EM1	8021 Emulation Board



EM2 8022 EMULATION BOARD

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

Portable 4.25" x 2.75" microcomputer circuit assembly

Provides Intel® 8755A — 2K x 8 EPROM

Connects directly into prototype system through Intel® 8022* pin compatible socket

EPROM functional and electrical equivalent of Intel® 8022 — single component 8-bit computer


The EM2 emulator board is a ready-to-use 4.25" x 2.75" microcomputer circuit assembly that emulates the Intel® 8022 single chip microcomputer. The emulator board is designed to plug directly into the 8022 socket. No interfacing and interconnection cables are necessary. Power is obtained from the user's system.

The EM2 emulator board provides the user a full EPROM functional and electrical equivalent of the 8022 single component 8-bit microcomputer.

The EM2 emulator board consists of an Intel® 8022 emulator chip and an Intel® 8755A, providing the EM2 emulator board with a 2K x 8 EPROM program memory which can be programmed and erased repeatedly during hardware and software development.

The 8022E emulator chip is a modified version of the 8022 intended for use in design support systems. Instead of using resident ROM memory as the 8022, the 8022E uses an external 2K EPROM 8755A memory for program storage, allowing easy program modification.



*See Intel® 8022 Data Sheet.



EM2 BLOCK DIAGRAM

40-PIN SOCKET CONFIGURATION

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.



PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V_{SS}	20	Circuit GND potential.	RESET	24	Input used to initialize the processor by clearing status flip-flops and setting the program counter to zero.
V_{CC}	40	+5V circuit power supply.	AV_{SS}	7	A/D converter GND potential. Also establishes the lower limit of the conversion range.
PROG	37	Output strobe for Intel® 8243 I/O expander.	AV_{CC}	3	A/D +5V power supply.
P00-P07 Port 0	10-17	8-bit open-drain port with comparator inputs. The switching threshold is set externally by V_{TH} . Optional pull-up resistors may be added via ROM mask selection. (The emulator board has switch selection of this option.)	SUBST	21	Substrate pin used with a bypass capacitor to stabilize the substrate voltage and improve A/D accuracy.
V_{TH}	9	Port 0 threshold reference pin.	V_{AREF}	4	A/D converter reference voltage. Establishes the upper limit of the conversion range.
P10-P17 Port 1	25-32	8-bit quasi-bidirectional port.	AN0, AN1	6,5	Analog inputs to A/D converter. Software selectable on-chip via SEL AN0 and SEL AN1 instructions.
P20-P27 Port 2	33-39	8-bit quasi-bidirectional port. P20-P23 also serve as a 4-bit I/O expander for Intel® 8243.	ALE	18	Address Latch Enable. Signal occurring once every 30 input input clocks (once every single cycle instruction), used as an output clock.
T0	8	Interrupt input and input pin testable using the conditional transfer instructions JT0 and JNT0. Initiates an interrupt following a low level input if interrupt is enabled. Interrupt is disabled after a reset.	XTAL1	22	One side of crystal, inductor, or resistor input for internal oscillator. Also input for external frequency source. (Not TTL compatible.)
T1	19	Input pin testable using the JT1 and JNT1 conditional transfer instructions. Can be designated the timer/event counter input using the STRT CNT instruction. Also serves as the zero-cross detection input to allow zero-crossover sensing of slowly moving AC inputs. Optional pull-up resistor may be added via ROM mask selection.	XTAL2	23	Other side of timing control element. This pin is not connected when an external frequency source is used.

On the EM2 Board:

The Intel® 8755A EPROM can be programmed using any of the modules listed in Table 1.

Module	Description
UPP-103	Universal PROM Programmer. Requires UPP-955, which includes 8755A Personality Card with 40-pin adapter socket.
PROMPT-48	Intellec® MCS-48 Microcomputer Design Aid. Requires PROMPT-475 Programming Adapter.
PROMPT-80/85	Intellec® 8080/8085 Microcomputer Design Aid. Requires PROMPT-975 Programming Adapter.

Table 1. 8755A Programming Module

The 8755A EPROM is erased when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). Sunlight and certain fluorescent lamps have wavelengths in the 3000Å to 4000Å range. If the 8755A is to be exposed to sunlight or room fluorescent lighting for extended periods, then opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light which has a wavelength of 2537Å. The integrated dose (UV intensity multiplied by exposure time) for erasure should be a minimum of 15W-sec/cm. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/em² power rating. Place the 8755A within one inch of the lamp during erasure. Some lamps include a filter which should be removed before erasure.

SPECIFICATIONS**Operating Environment****Intel® 8755A EPROM Programming**

UPP-103
PROMPT-48
PROMPT-80/85

Intellec Microcomputer Development System**Software**

8048 Assembler
ISIS-II Diskette Operating System

Equipment Supplied

EM2 Printed Circuit Board
EM2 Reference Manual

Physical Characteristics

Width: 2.75 in. (6.98 cm)
Height: 4.25 in. (10.79 cm)
Depth: 1.5 in. (3.81 cm)
Weight: 0.5 lb (0.23 kg)

Electrical Characteristics**DC Power**

$V_{CC} = 5V \pm 5\%$
 $I_{CC} = 300 \text{ mA (maximum)}$

Environmental Characteristics

Operating Temperature — 0 to 55°C

Operating Humidity — Up to 95% relative humidity without condensation

ORDERING INFORMATION**Part Number Description**

MDS-EM2 8022 Emulation Board



UPP-103* UNIVERSAL PROM PROGRAMMER

**Replaces UPP-101, UPP-102 Universal PROM Programmers*

**Intellec development system peripheral
for PROM programming and verification**

**Universal PROM mapper software provides
powerful data manipulation and
programming commands**

**Provides personality cards for programming
all Intel PROM families**

**Provides flexible power source for
system logic and programming pulse
generation**

**Provides zero insertion force sockets for
both 16-pin and 24-pin PROMs**

**Holds two personality cards to facilitate
programming operations using several
PROM types**

The UPP-103 Universal PROM Programmer is an Intellec system peripheral capable of programming and verifying the following Intel programmable ROMs (PROMs): 1702A, 2704, 2708, 2716, 3601, 8702A, 8704, and 8708. In addition, the UPP-103 programs the PROM memory portions of the 8748 microcomputer and the 8755 PROM and I/O chip. Programming and verification operations are initiated from the Intellec development system console and are controlled by the universal PROM mapper (UPM) program.



MPU
SYSTEM

FUNCTIONAL DESCRIPTION

Universal PROM Programmer

The basic Universal PROM Programmer (UPP) consists of a controller module, two personality card sockets, a front panel, power supplies, a chassis, and an Intellec development system interconnection cable. An Intel 4040-based intelligent controller monitors the commands from the Intellec System and controls the data transfer interface between the selected PROM personality card and the Intellec memory. A unique personality card contains the appropriate pulse generation functions for each Intel PROM family. Programming and verifying any Intel PROM may be accomplished by selecting and plugging in the appropriate personality card. The front panel contains a power-on switch and indicator, a reset switch, and two zero-force insertion sockets (one 16-pin and one 24-pin or two 24-pin). A central power supply provides power for system logic and for PROM programming pulse generation. The Universal PROM Programmer may be used as a table top unit or mounted in a standard 19-inch RETMA cabinet.

Universal PROM Mapper

The Universal PROM Mapper (UPM) is the software program used to control data transfer between paper tape

or diskette files and a PROM plugged into the Universal PROM Programmer. It uses Intellec system memory for intermediate storage. The UPM transfers data in 8-bit HEX, BNPF, or binary object format between paper tape or diskette files and the Intellec system memory. While the data is in Intellec system memory, it can be displayed and changed. In addition, word length, bit position, and data sense can be adjusted as required for the PROM to be programmed. PROMs may also be duplicated or altered by copying the PROM contents into the Intellec system memory. Easy to use program and compare commands give the user complete control over programming and verification operations. The UPM eliminates the need for a variety of personalized PROM programming routines because it contains the programming algorithms for all Intel PROM families.

Optional Versions

There are two versions of the UPM: one that runs under the Intellec system monitor (paper tape system), and one that runs under ISIS-II, the Intellec diskette operating system (diskette-based system). The paper tape version is included with the Universal PROM Programmer. The diskette-based version of the UPM is available on all ISIS-II system diskettes.

SPECIFICATIONS

Hardware Interface

Data — Two 8-bit unidirectional buses

Commands — 3 write commands, 2 read commands, one initiate command

Physical Characteristics

Width — 6 in. (14.7 cm)

Height — 7 in. (17.2 cm)

Depth — 17 in. (41.7 cm)

Weight — 18 lb (8.2 kg)

Electrical Characteristics

AC Power Requirements — 50–60 Hz; 115/230V AC; 80W

Environmental Characteristics

Operating Temperature — 0°C to 55°C

Optional Equipment

Personality Cards

UPP-361: 3601 personality card

UPP-816: 2716 personality card

UPP-832: 2732 personality card

UPP-848: 8748 personality card with 40-pin adaptor socket

UPP-855: 8755 personality card with 40-pin adaptor socket

UPP-865: 3602, 3622, 3602A, 3622A, 3621, 3604, 3624,

3604A, 3624A, 3604AL, 36046-6, 3605, 3625, 3608, 3628

UPP-872: 8702A/1702A personality card

UPP-878: 8708/8704/2708/2704 personality card

PROM Programming Sockets

UPP-501: 16-pin/24-pin socket pair

UPP-502: 24-pin/24-pin socket pair

UPP-562: Socket adaptor for 3621, 3602, 3622, 3602A, 3622A

UPP-555: Socket adaptor for 3604AL, 36046-6, 3608, 3628

UPP-566: Socket adaptor for 3605, 3625

Equipment Supplied

Cabinet

Power supplies

4040 intelligent controller module

Specified zero insertion force socket pair

Intellec development system interface cable

Universal PROM Mapper program (paper tape version — disk-based version available on ISIS-II diskettes)

Reference Manuals

9800133 — Universal PROM Programmer Hardware Reference Manual (SUPPLIED)

9800554 — Intellec Series II Schematics Drawings (SUPPLIED)

9800819 — Universal PROM Programmer User's Manual (SUPPLIED)

ORDERING INFORMATION

Part Number Description

UPP-103 Universal PROM programmer with 16-pin/24-pin socket pair and 24-pin/24-pin socket pair

MPU SYSTEM



SDK-85 MCS-85 SYSTEM DESIGN KIT

Complete single board microcomputer system including CPU, memory, and I/O

Easy to assemble, low cost, kit form

Extensive system monitor software in ROM

Interactive LED display and keyboard

Large wire-wrap area for custom interfaces


Popular 8080A instruction set

Interfaces directly with TTY

High performance 3 MHz 8085A CPU (1.3 μ s instruction cycle)


Comprehensive design library included

The SDK-85 MCS-85 System Design Kit is a complete single board microcomputer system in kit form. It contains all components required to complete construction of the kit, including LED display, keyboard, resistors, caps, crystal, and miscellaneous hardware. Included is a preprogrammed ROM containing a system monitor for general software utilities and system diagnostics. The complete kit includes a 6-digit LED display and a 24-key keyboard for a direct insertion, examination, and execution of a user's program. In addition, it can be directly interfaced with a teletype terminal. The SDK-85 is an inexpensive, high performance prototype system that has designed-in flexibility for simple interface to the user's application.



MPU
SYSTEM

INSIDE THE 8085:



- SEVEN 8-BIT REGISTERS. SIX OF THEM CAN BE LINKED IN REGISTER PAIRS FOR CERTAIN OPERATIONS.
- 8-BIT ALU.
- 16-BIT STACK POINTER (STACK IS MAINTAINED OFFBOARD IN SYSTEM RAM MEMORY).
- 16-BIT PROGRAM COUNTER.

Figure 2. 8085A Microprocessor Block Diagram

Both memory and I/O can be easily expanded by simply soldering in additional devices in locations provided for this purpose. A large area of the board (45 sq. in.) is laid out as general purpose wire-wrap for the user's custom interfaces.

Assembly

Only a few simple tools are required for assembly; soldering iron, cutters, screwdriver, etc. The SDK-85 user's manual contains step-by-step instructions for easy assembly without mistakes. Once construction is complete, the user connects his kit to a power supply and the SDK-85 is ready to go. The monitor starts immediately upon power-on or reset.

Command	Operation
Reset	Starts monitor.
Go	Allows user to execute user program.
Single step	Allows user to execute user program one instruction at a time—useful for debugging.
Substitute memory	Allows user to examine and modify memory locations.
Examine register	Allows user to examine and modify 8085A's register contents.
Vector interrupt	Serves as user interrupt button.

Table 1. Keyboard Monitor Commands.

Commands — Keyboard monitor commands and teletype monitor commands are provided in Table 1 and Table 2, respectively.

Command	Operation
Display memory	Displays multiple memory locations.
Substitute memory	Allows user to examine and modify memory locations one at a time.
Insert instructions	Allows user to store multiple bytes in memory.
Move memory	Allows user to move blocks of data in memory.
Examine register	Allows user to examine and modify the 8085A's register contents.
Go	Allows user to execute user programs.

Table 2. Teletype Monitor Commands

Documentation

In addition to detailed information on using the monitors, the SDK-85 user's manual provides circuit diagrams, a monitor listing, and a description of how the system works. The complete design library for the SDK-85 is shown in Figure 3 and listed in the Specifications section under Reference Manuals.

MPU SYSTEM



Figure 3. SDK-85 Design Library

8085A INSTRUCTION SET

Table 3 contains a summary of processor instructions used for the 8085A microprocessor.

Mnemonic	Description	Instruction Code ²								Clock ³ Cycles	Mnemonic ¹	Description	Instruction Code ²								Clock ³ Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
MOVE, LOAD, AND STORE																					
MOV r1r2	Move register to register	0	1	D	D	D	S	S	S	4	LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
MOV M.r	Move register to memory	0	1	1	1	0	S	S	S	7	INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	6
MOV r.M	Move memory to register	0	1	D	D	D	1	1	0	7	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	6
MVI r	Move immediate register	0	0	D	D	D	1	1	0	7	JUMP										
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10	JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10	JC	Jump on carry	1	1	0	1	1	0	1	0	7/10
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10	JNC	Jump on no carry	1	1	0	1	0	0	1	0	7/10
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10	JZ	Jump on zero	1	1	0	0	1	0	1	0	7/10
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7	JNZ	Jump on no zero	1	1	0	0	0	1	0	7/10	
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7	JP	Jump on positive	1	1	1	1	0	0	1	0	7/10
LDAX B	Load A indirect	0	0	0	1	0	1	0	0	7	JM	Jump on minus	1	1	1	1	1	0	1	0	7/10
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7	JPE	Jump on parity even	1	1	1	0	1	0	1	0	7/10
STA	Store A direct	0	0	1	1	0	0	1	0	13	JPO	Jump on parity odd	1	1	1	0	0	0	1	0	7/10
LDA	Load A direct	0	0	1	1	0	1	0	1	13	PCHL	H & L to program counter	1	1	1	0	1	0	0	1	6
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16	CALL										
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16	CALL	Call unconditional	1	1	0	0	1	1	0	1	18
XCHG	Exchange D & E, H & L registers	1	1	1	0	1	0	1	1	4	CC	Call on carry	1	1	0	1	1	1	0	0	9/18
STACK OPS																					
PUSH B	Push register pair B & C on stack	1	1	0	0	0	1	0	1	12	CNC	Call on no carry	1	1	0	1	0	1	0	0	9/18
PUSH D	Push register pair D & E on stack	1	1	0	1	0	1	0	1	12	CZ	Call on zero	1	1	0	0	1	1	0	0	9/18
PUSH H	Push register pair H & L on stack	1	1	1	0	0	1	0	1	12	CNZ	Call on no zero	1	1	0	0	0	1	0	0	9/18
PUSH PSW	Push A and flags on stack	1	1	1	1	0	1	0	1	12	CP	Call on positive	1	1	1	1	0	1	0	0	9/18
POP B	Pop register pair B & C off stack	1	1	0	0	0	0	0	1	10	CM	Call on minus	1	1	1	1	1	1	0	0	9/18
POP D	Pop register pair D & E off stack	1	1	0	1	0	0	0	1	10	CPE	Call on parity even	1	1	1	0	1	1	0	0	9/18
POP H	Pop register pair H & L off stack	1	1	1	0	0	0	0	1	10	CPO	Call on parity odd	1	1	1	0	0	1	0	0	9/18
POP PSW	Pop A and flags off stack	1	1	1	1	0	0	0	1	10	RETURN										
XTHL	Exchange top of stack. H & L	1	1	1	0	0	0	1	1	16	RET	Return	1	1	0	0	1	0	0	1	10
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6	RC	Return on carry	1	1	0	1	1	0	0	0	6/12
											RNC	Return on no carry	1	1	0	1	0	0	0	6/12	
											RZ	Return on zero	1	1	0	0	1	0	0	6/12	
											RNZ	Return on no zero	1	1	0	0	0	0	0	6/12	
											RP	Return on positive	1	1	1	1	0	0	0	6/12	
											RM	Return on minus	1	1	1	1	1	0	0	6/12	

continued

MPU SYSTEM

Mnemonic ¹	Description	Instruction Code ²								Clock ³ Cycles	Mnemonic ¹	Description	Instruction Code ²								Clock ³ Cycles
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
RPE	Return on parity even	1	1	1	0	1	0	0	0	6/12	LOGICAL										
RPO	Return on parity odd	1	1	1	0	0	0	0	0	6/12	ANA r	And register with A	1	0	1	0	0	S	S	S	4
RESTART										XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	
RST	Restart	1	1	A	A	A	1	1	1	12	ORA r	Or register with A	1	0	1	1	0	S	S	S	4
INCREMENT AND DECREMENT										CMP r	Compare register with A	1	0	1	1	1	S	S	S	4	
INR r	Increment register	0	0	D	D	D	1	0	0	4	ANA M	And memory with A	1	0	1	0	0	1	1	0	7
DCR r	Decrement register	0	0	D	D	D	1	0	1	4	XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
INR M	Increment memory	0	0	1	1	0	1	0	0	10	ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
DCR M	Decrement memory	0	0	1	1	0	1	0	1	10	CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
INX B	Increment B & C registers	0	0	0	0	0	0	1	1	6	ANI	And immediate with A	1	1	1	0	0	1	1	0	7
INX D	Increment D & E registers	0	0	0	1	0	0	1	1	6	XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
INX H	Increment H & L registers	0	0	1	0	0	0	1	1	6	ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
DCX B	Decrement B & C	0	0	0	0	1	0	1	1	6	CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6	ROTATE										
DCX H	Decrement H & L	0	0	1	0	1	0	1	1	6	RLC	Rotate A left	0	0	0	0	0	1	1	1	4
ADD										RRC	Rotate A right	0	0	0	0	1	1	1	1	4	
ADD r	Add register to A	1	0	0	0	0	S	S	S	4	RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4	RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7	SPECIALS										
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7	CMA	Complement A	0	0	1	0	1	1	1	1	4
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7	STC	Set carry	0	0	1	1	0	1	1	1	4
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7	CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10	DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	10	INPUT/OUTPUT										
DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10	IN	Input	1	1	0	1	1	0	1	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10	OUT	Output	1	1	0	1	0	0	1	1	10
SUBTRACT										CONTROL											
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4	EI	Enable interrupts	1	1	1	1	1	0	1	1	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4	DI	Disable interrupts	1	1	1	0	0	0	1	1	4
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7	NOP	No-operation	0	0	0	0	0	0	0	0	4
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7	HLT	Halt	0	1	1	1	0	1	1	0	5
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7	NEW 8085 INSTRUCTIONS										
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7	RIM	Read interrupt mask	0	0	1	0	0	0	0	0	4
										SIM	Set interrupt mask	0	0	1	1	0	0	0	0	4	

Notes

- All mnemonics copyright © Intel Corporation 1977.
- DDD or SSS: B = 000, C = 001, D = 010, E = 011, H = 100, L = 101, Memory = 110, A = 111.
- Two possible cycle times. (6/12) indicates instruction cycles dependent on condition flags.

Table 3. Summary of 8085A Processor Instructions

SPECIFICATIONS

Central Processor

CPU — 8085A

Instruction Cycle — 1.3 μs

Tcy — 330 ns

Memory

ROM — 2K bytes (expandable to 4K bytes) 8355/8755A

RAM — 256 bytes (expandable to 512 bytes) 8155

Addressing

ROM — 0000-07FF (expandable to 0FFF with an additional 8355/8755A)

RAM — 2000-20FF (2800-28FF available with an additional 8155)

Note

The wire-wrap area of the SDK-85 PC board may be used for additional custom memory expansion up to the 64K-byte addressing limit of the 8085A.

Input/Output

Parallel — 38 lines (expandable to 76 lines)
Serial — Through SID/SOD ports of 8085A. Software generated baud rate.
Baud Rate — 110

Interfaces

Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Serial I/O — 20 mA current loop TTY

Note
 By populating the buffer area of the board, the user has access to all bus signals that enable him to design custom system expansions into the kit's wire-wrap area.

Interrupts

Three Levels
 (RST 7.5) — Keyboard interrupt
 (RST 6.5) — TTL input
 (INTR) — TTL input

DMA

Hold Request — Jumper selectable. TTL compatible input.

Software

System Monitor — Pre-programmed 8755A or 8355 ROM
Addresses — 0000-07FF
Monitor I/O — Keyboard/display or TTY (serial I/O)

Physical Characteristics

Width — 12.0 in. (30.5 cm)
Height — 10 in. (25.4 cm)
Depth — 0.50 in. (1.27 cm)
Weight — approx. 12 oz

Electrical Characteristics

DC Power Requirement (power supply not included in kit)

Voltage	Current
VCC 5V ± 5%	1.3A
VTTY - 10V ± 10%	0.3A (VTTY required only if teletype is connected)

Environmental Characteristics

Operating Temperature — 0-55 °C

Reference Manuals

9800451 — SDK-85 User's Manual (SUPPLIED)
9800366 — MCS-85 User's Manual (SUPPLIED)
9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)
 8085/8080 Assembly Language Reference Card (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
SDK-85	MCS-85 system design kit



FUNCTIONAL DESCRIPTION

The SDK-86 is a complete MCS-86 microcomputer system on a single board, in kit form. It contains all necessary components to build a useful, functional system. Such items as resistors, caps, and sockets are included. Assembly time varies from 4 to 10 hours, depending on the skill of the user. The SDK-86 functional block diagram is shown in Figure 1.

8086 Processor

The SDK-86 is designed around Intel's 8086 microprocessor. The Intel 8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor features attributes of both 8-bit and 16-bit microprocessors in that it addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance. Additional features of the 8086 include the following:

- Direct addressing capability to one megabyte of memory
- Assembly language compatibility with 8080/8085
- 14 word x 16-bit register set with symmetrical operations
- 24 operand addressing modes
- Bit, byte, word, and block operations
- 8 and 16-byte signed and unsigned arithmetic in binary or decimal mode, including multiply and divide
- 5 MHz clock rate
- MULTIBUS compatible system interface

A block diagram of the 8086 microprocessor is shown in Figure 2.

System Monitor

A compact but powerful system monitor is supplied with the SDK-86 to provide general software utilities and system diagnostics. It comes in preprogrammed read only memories (ROMs).

Communications Interface

The SDK-86 communicates with the outside world through either the on-board light emitting diode (LED) display/keyboard combination or the user's TTY or CRT terminal (jumper selectable), or by means of a special mode in which an Intellec development system transports finished programs to and from the SDK-86. Memory may be easily expanded by simply soldering in additional devices in locations provided for this purpose. A large area of the board (22 square inches) is laid out as general purpose wire-wrap for the user's custom interfaces.

Assembly

Only a few simple tools are required for assembly: soldering iron, cutters, screwdriver, etc. The SDK-86 assembly manual contains step-by-step instructions for easy assembly with a minimum of mistakes. Once construction is complete, the user connects his kit to a power supply and the SDK-86 is ready to go. The monitor starts immediately upon power-on or reset.

Commands — Keyboard mode commands, serial port commands, and Intellec slave mode commands are summarized in Table 1, Table 2, and Table 3, respectively. The SDK-86 keyboard is shown in Figure 3.




Figure 1. SDK-86 System Design Kit Functional Block Diagram




Figure 2. 8086 Microprocessor Block Diagram

SYSTEM RESET	INTR	C /IP	D /FL	E	F
+	-	8 IW/CS	9 OW/DS	A /ISS	B /ES
:	REG	4 IB/SP	5 OB/BP	6 MV/SI	7 EW/DI
,	.	0 EB/AX	1 ER/BX	2 GO/CX	3 ST/DX

Figure 3. SDK-86 Keyboard

Documentation

In addition to detailed information on using the monitors, the SDK-86 user's manual provides circuit diagrams, a monitor listing, and a description of how the system works. The complete design library for the SDK-86 is shown in Figure 4 and listed in the Specifications section under Reference Manuals.




Figure 4. SDK-86 Design Library

Command	Operation
Reset	Starts monitor.
Go	Allows user to execute user program, and causes it to halt at predetermined program stop. Useful for debugging.
Single step	Allows user to execute user program one instruction at a time. Useful for debugging.
Substitute memory	Allows user to examine and modify memory locations in byte or word mode.
Examine register	Allows user to examine and modify 8086 register contents.
Block move	Allows user to relocate program and data portions in memory.
Input or output	Allows direct control of SDK-86 I/O facilities in byte or mode.

Table 1. Keyboard Mode Commands

Command	Operation
Dump memory	Allows user to print or display large blocks of memory information in hex format than amount visible on terminal's CRT display.
Start/continue display	Allows user to display blocks of memory information larger than amount visible on terminal's CRT display.
Punch/read paper tape	Allows user to transmit finished programs into and out of SDK-86 via TTY paper tape punch.

Table 2. Serial Mode Commands

Command	Operation
Up/download	Allows user to transport finished programs between Intellec and SDK-86, using special Intellec utility program.
Note The Intellec slave mode utilizes all the keyboard mode commands and serial mode commands (listed in Tables 1 and 2, respectively), as well as the up/download slave mode command, via the console of the Intellec development system, using the SDK-C86 product.	

Table 3. Intellec Slave Mode Commands

8086 INSTRUCTION SET

Table 4 contains a summary of processor instructions used for the 8086 microprocessor.

Mnemonic and Description	Instruction Code	Mnemonic and Description	Instruction Code
DATA TRANSFER		DATA TRANSFER	
MOV = Move:	7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0	MOV = Move:	7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0
Register/memory to/from register	1 0 0 1 0 d w mod reg r/m	Register/memory and register	0 0 1 1 0 d w mod reg r/m
Immediate to register/memory	1 1 0 0 0 1 1 w mod 0 0 0 r/m data data if w=1	Immediate with register/memory	1 0 0 0 0 s w mod 1 1 1 r/m data data if s=w=01
Immediate to register	1 0 1 1 w reg data data if w=1	Immediate with accumulator	0 0 1 1 1 0 w data data if w=1
Memory to accumulator	1 0 1 0 0 0 0 w addr-low addr-high	AAS -ASCII adjust for subtract	0 0 1 1 1 1 1
Accumulator to memory	1 0 1 0 0 0 1 w addr-low addr-high	DAS -Decimal adjust for subtract	0 0 1 0 1 1 1
Register/memory to segment register	1 0 0 0 1 1 1 0 mod 0 reg r/m	MUL -Multiply (unsigned)	1 1 1 1 0 1 1 w mod 1 0 0 r/m
Segment register to register/memory	1 0 0 0 1 1 0 0 mod 0 reg r/m	IMUL -Integer multiply (signed)	1 1 1 1 0 1 1 w mod 1 0 1 r/m
PUSH = Push:		LOGIC	
Register/memory	1 1 1 1 1 1 1 1 mod 1 1 0 r/m	NOT -Invert	1 1 1 1 0 1 1 w mod 0 1 0 r/m
Register	0 1 0 1 0 reg	SHL/SAL -Shift logical/arithmetic left	1 1 0 1 0 0 v w mod 1 0 0 r/m
Segment register	0 0 0 reg 1 1 0	SHR -Shift logical right	1 1 0 1 0 0 v w mod 1 0 1 r/m
POP = Pop:		SAR -Shift arithmetic right	1 1 0 1 0 0 v w mod 1 1 1 r/m
Register/memory	1 0 0 0 1 1 1 1 mod 0 0 0 r/m	RCL -Rotate left	1 1 0 1 0 0 v w mod 0 0 0 r/m
Register	0 1 0 1 1 reg	ROR -Rotate right	1 1 0 1 0 0 v w mod 0 0 1 r/m
Segment register	0 0 0 reg 1 1 1	RCL -Rotate through carry flag left	1 1 0 1 0 0 v w mod 0 1 0 r/m
XCHG = Exchange:		RCR -Rotate through carry right	1 1 0 1 0 0 v w mod 0 1 1 r/m
Register/memory with register	1 0 0 0 0 1 1 w mod reg r/m	AND = And:	
Register with accumulator	1 0 0 1 0 reg	Register/memory and register to either	0 0 1 0 0 0 d w mod reg r/m
IN = Input		Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 0 0 r/m data data if w=1
Fixed port	1 1 1 0 0 1 0 w port	Immediate to accumulator	0 0 1 0 0 1 0 w data data if w=1
Variable port	1 1 1 0 1 1 0 w	TEST = And function to flags, no result:	
OUT = Output		Register/memory and register	1 0 0 0 0 1 0 w mod reg r/m
Fixed port	1 1 1 0 0 1 1 w port	Immediate data and register/memory	1 1 1 1 0 1 1 w mod 0 0 0 r/m data data if w=1
Variable port	1 1 1 0 1 1 1 w	Immediate data and accumulator	1 0 1 0 1 0 0 w data data if w=1
XLAT -Translate byte to AL	1 1 0 1 0 1 1 1	OR = Or:	
LEA -Load EA to register	1 0 0 0 1 1 0 1 mod reg r/m	Register/memory and register to either	0 0 0 0 1 0 d w mod reg r/m
LDS -Load pointer to DS	1 1 0 0 0 1 0 1 mod reg r/m	Immediate to register/memory	1 0 0 0 0 0 0 w mod 0 0 1 r/m data data if w=1
LES -Load pointer to ES	1 1 0 0 0 1 0 0 mod reg r/m	Immediate to accumulator	0 0 0 0 1 1 0 w data data if w=1
LAMF -Load AH with flags	1 0 0 1 1 1 1 1	XOR = Exclusive or:	
SAMF -Store AH into flags	1 0 0 1 1 1 1 0	Register/memory and register to either	0 0 1 1 0 0 d w mod reg r/m
PUSHF -Push flags	1 0 0 1 1 1 0 0	Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 1 0 r/m data data if w=1
POPF -Pop flags	1 0 0 1 1 1 0 1	Immediate to accumulator	0 0 1 1 0 1 0 w data data if w=1
ARITHMETIC		STRING MANIPULATION	
ADD = Add:		REP -Repeat	1 1 1 1 0 0 1 2
Reg./memory with register to either	0 0 0 0 0 0 d w mod reg r/m	MOVS = Move byte/word	1 0 1 0 0 1 0 w
Immediate to register/memory	1 0 0 0 0 0 s w mod 0 0 0 r/m data data if s=w=01	CMPS = Compare byte/word	1 0 1 0 0 1 1 w
Immediate to accumulator	0 0 0 0 0 1 0 w data data if w=1	SCAS = Scan byte/word	1 0 1 0 1 1 1 w
ADC = Add with carry:		LODS = Load byte/wd to AL/AX	1 0 1 0 1 1 0 w
Reg./memory with register to either	0 0 0 1 0 0 d w mod reg r/m	STOS = Stor byte/wd frm AL/A	1 0 1 0 1 0 1 w
Immediate to register/memory	1 0 0 0 0 0 s w mod 0 1 0 r/m data data if s=w=01	CONTROL TRANSFER	
Immediate to accumulator	0 0 0 1 0 1 0 w data data if w=1	CALL = Call:	
INC = Increment:		Direct within segment	1 1 1 0 1 0 0 0 disp-low disp-high
Register/memory	1 1 1 1 1 1 1 1 mod 0 0 0 r/m	Indirect within segment	1 1 1 1 1 1 1 1 mod 0 1 0 r/m
Register	0 1 0 0 0 reg	Direct intersegment	1 0 0 1 1 0 1 0 offset-low offset-high
AAA -ASCII adjust for add	0 0 1 1 0 1 1 1	Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 r/m
DAA -Decimal adjust for add	0 0 1 0 0 1 1 1	CALL = Call:	
SUB = Subtract:		Direct within segment	1 1 1 0 1 0 0 0 disp-low disp-high
Reg./memory and register to either	0 0 1 0 1 0 d w mod reg r/m	Indirect within segment	1 1 1 1 1 1 1 1 mod 0 1 0 r/m
Immediate from register/memory	1 0 0 0 0 0 s w mod 1 0 1 r/m data data if s=w=01	Direct intersegment	1 0 0 1 1 0 1 0 offset-low offset-high
Immediate from accumulator	0 0 1 0 1 1 0 w data data if w=1	Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 r/m
SBB = Subtract with borrow		CALL = Call:	
Reg./memory and register to either	0 0 0 1 1 0 d w mod reg r/m	Direct within segment	1 1 1 0 1 0 0 0 disp-low disp-high
Immediate from register/memory	1 0 0 0 0 0 s w mod 0 1 1 r/m data data if s=w=01	Indirect within segment	1 1 1 1 1 1 1 1 mod 0 1 0 r/m
Immediate from accumulator	0 0 0 1 1 1 0 w data data if w=1	Direct intersegment	1 0 0 1 1 0 1 0 offset-low offset-high
DEC = Decrement:		Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 r/m
Register/memory	1 1 1 1 1 1 1 1 mod 0 0 1 r/m	CALL = Call:	
Register	0 1 0 0 1 reg	Direct within segment	1 1 1 0 1 0 0 0 disp-low disp-high
NEG -Change sign	1 1 1 1 0 1 1 w mod 0 1 1 r/m	Indirect within segment	1 1 1 1 1 1 1 1 mod 0 1 0 r/m
		Direct intersegment	1 0 0 1 1 0 1 0 offset-low offset-high
		Indirect intersegment	1 1 1 1 1 1 1 1 mod 0 1 1 r/m

continued

Mnemonic and Description	Instruction Code	Mnemonic and Description	Instruction Code
JMP - Unconditional Jump:	7 0 5 4 3 2 1 0 7 0 5 4 3 2 1 0 7 0 5 4 3 2 1 0	JNS - Jump on not sign	7 0 5 4 3 2 1 0 7 0 5 4 3 2 1 0
Direct within segment	1 1 1 0 1 0 0 1 disp-low disp-high	0 1 1 1 1 0 0 1 disp	
Direct within segment-short	1 1 1 0 1 0 1 1 disp	LOOP - Loop CX times	1 1 1 0 0 0 1 0 disp
Indirect within segment	1 1 1 1 1 1 1 1 mod 1 0 0 r/m	LOOPZ/LOOPE - Loop while zero/equal	1 1 1 0 0 0 0 1 disp
Direct intersegment	1 1 1 0 1 0 1 0 offset-low offset-high	LOOPNZ/LOOPNE - Loop while not zero/equal	1 1 1 0 0 0 0 0 disp
	seg-low seg-high	JCZC - Jump on CX zero	1 1 1 0 0 0 1 1 disp
Indirect intersegment	1 1 1 1 1 1 1 1 mod 1 0 1 r/m		
RET - Return from CALL:		INT - Interrupt	
Within segment	1 1 0 0 0 0 1 1	Type specified	1 1 0 0 1 1 0 1 type
Within seg adding immed to SP	1 1 0 0 0 0 1 0 data-low data-high	Type 3	1 1 0 0 1 1 0 0
Intersegment	1 1 0 0 1 0 1 1	INTO - Interrupt on overflow	1 1 0 0 1 1 1 0
Intersegment, adding immediate to SP	1 1 0 0 1 0 1 0 data-low data-high	IRET - Interrupt return	1 1 0 0 1 1 1 1
JE/JZ - Jump on equal/zero	0 1 1 1 0 1 0 0 disp	PROCESSOR CONTROL	
JL/JNGE - Jump on less/not greater or equal	0 1 1 1 1 1 0 0 disp	CLC - Clear carry	1 1 1 1 1 0 0 0
JLE/JNGB - Jump on less or equal/not greater	0 1 1 1 1 1 1 0 disp	CMC - Complement carry	1 1 1 1 0 1 0 1
JB/JNAE - Jump on below/not above or equal	0 1 1 1 0 0 1 0 disp	STC - Set carry	1 1 1 1 1 0 0 1
JBE/JNA - Jump on below or equal/not above	0 1 1 1 0 1 1 0 disp	CLD - Clear direction	1 1 1 1 1 1 0 0
JP/JPE - Jump on parity/parity even	0 1 1 1 1 0 1 0 disp	STD - Set direction	1 1 1 1 1 1 1 0
JO - Jump on overflow	0 1 1 1 0 0 0 0 disp	CLI - Clear interrupt	1 1 1 1 1 1 0 1
JB - Jump on sign	0 1 1 1 1 0 0 0 disp	STI - Set interrupt	1 1 1 1 1 0 1 1
JNE/JNZ - Jump on not equal/not zero	0 1 1 1 0 1 0 1 disp	HLT - Halt	1 1 1 1 0 1 0 0
JNL/JNGE - Jump on not less/greater or equal	0 1 1 1 1 0 1 1 disp	WAIT - Wait	1 0 0 1 1 0 1 1
JNLE/JNB - Jump on not less or equal/greater	0 1 1 1 1 1 1 1 disp	ESC - Escape (to external device)	1 1 0 1 1 x x x mod x x x r/m
JNB/JAE - Jump on not below/above or equal	0 1 1 1 0 0 1 1 disp	LOCK - Bus lock prefix	1 1 1 1 0 0 0 0
JNBE/JA - Jump on not below or equal/above	0 1 1 1 0 1 1 1 disp		
JMP/JPO - Jump on not par/par odd	0 1 1 1 1 0 1 1 disp		
JNO - Jump on not overflow	0 1 1 1 0 0 0 1 disp		

Notes

AL = 8-bit accumulator
 AX = 16-bit accumulator
 CX = Count register
 DS = Data segment
 ES = Extra segment
 Above/below refers to unsigned value.
 Greater = more positive;
 Less = less positive (more negative) signed values
 if d = 1 then "to" reg; if d = 0 then "from" reg
 if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field
 if mod = 00 then DISP = 0*, disp-low and disp-high are absent
 if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent
 if mod = 10 then DISP = disp-high; disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP
 if r/m = 001 then EA = (BX) + (DI) + DISP
 if r/m = 010 then EA = (BP) + (SI) + DISP
 if r/m = 011 then EA = (BP) + (DI) + DISP
 if r/m = 100 then EA = (SI) + DISP
 if r/m = 101 then EA = (DI) + DISP
 if r/m = 110 then EA = (BP) + DISP*
 if r/m = 111 then EA = (BX) + DISP
 DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

if s:w = 01 then 16 bits of immediate data form the operand.
 if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.
 if v = 0 then "count" = 1; if v = 0 then "count" in (CL)
 x = don't care.
 if v = 0 then "count" = 1; if v = 1 then "count" in (CL) register.
 z is used for string primitives for comparison with ZF FLAG.

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000	AX	00 ES
001	CX	01 CS
010	DX	10 SS
011	BX	11 DS
100	SP	
101	BP	
110	SI	
111	DI	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:
 FLAGS = X:X:X:X:(0F):(DF):(IF):(TF):(ZF):(SF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

Table 4. 8086 Instruction Set Summary

SPECIFICATIONS

Central Processor

CPU — 8086-4

Note

May be operated at 2.5 MHz or 5 MHz, jumper selectable, for use with 8086.

Memory

ROM — 8K bytes 2316/2716

RAM — 2K bytes (expandable to 4K bytes) 2142

Addressing

ROM — FE000-FFFFF

RAM — 0-7FF (800-FFF available with additional 2142's)

Note

The wire-wrap area of the SDK-86 PC board may be used for additional custom memory expansion.

Input/Output

Parallel — 48 lines (two 8255A's)

Serial — RS232 or current loop (8251A)

Baud Rate — selectable from 110 to 4800 baud

Interfaces

Bus — All signals TTL compatible

Parallel I/O — All signals TTL compatible

Serial I/O — 20 mA current loop TTY or RS232

Note

The user has access to all bus signals which enable him to design custom system expansions into the kit's wire-wrap area.

Interrupts (256 vectored)

Maskable

Non-maskable

TRAP

DMA

Hold Request — Jumper selectable. TTL compatible input.

Software

System Monitor — Preprogrammed 2716 or 2316 ROMs

Addresses — FE000-FFFF

Monitor I/O — Keyboard/display or TTY or CRT (serial I/O)

Physical Characteristics

Width — 13.5 in. (34.3 cm)

Height — 12 in. (30.5 cm)

Depth — 1.75 in. (4.45 cm)

Weight — approx. 24 oz. (3.3 kg)

Electrical Characteristics

DC Power Requirement

(Power supply not included in kit)

Voltage	Current
$V_{CC}5V \pm 5\%$	3.5A
$V_{TTY} - 12V \pm 10\%$	0.3A

(V_{TTY} required only if teletype is connected)

Environmental Characteristics

Operating Temperature — 0-50°C

Reference Manuals

9800697A — SDK-86 MCS-86 System Design Kit Assembly Manual

9800722 — MCS-86 User's Manual

9800640A — 8086 Assembly Language Programming Manual

8086 Assembly Language Reference Card

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number Description

SDK-86 MCS-86 system design kit






SDK-C86

MCS-86™ SYSTEM DESIGN KIT SOFTWARE AND CABLE INTERFACE TO INTELLEC® DEVELOPMENT SYSTEM

- Provides the Software and Hardware Communications Link Between an Intellec® Development System and the SDK-86
- Intellec® System Files can be Accessed and Down loaded to the SDK-86 Resident Memory
- Data in SDK-86 Memory can be Uploaded and Saved in Intellec® System Files
- Enhances and Extends the Power and Usefulness of the SDK-86
- Allows the SDK-86 to Become an Execution Vehicle for ISIS-II Developed 8086 Object Code Using the MDS-311 Software Cross Development Package
- All SDK-86 Serial Port Mode Commands Become Available at Console of the Intellec® System

The SDK-C86 product provides the software and hardware link for using the SDK-86 monitor in conjunction with an Intellec® Development System while adding features of data transfer between SDK-86 memory and Intellec® System files. The user may enter programs and data into the SDK-86 and then save them on a diskette. Also, programs and data may be created on the Intellec® System using the MDS-311 cross development software package, then loaded into the SDK-86 for testing and checkout. This provides a real time execution environment of the SDK-86 as a peripheral to the Intellec® System.



HARDWARE

There are two serial ports on the Intellec® System back panel, TTY and CRT. Assuming that one of the ports is used for the Intellec® console, the SDK-C86 cable can plug into the unused port. The SDK-86 is jumper selectable to accept either the CRT (RS232) or TTY (20mA current loop) signals.

The edge connector on the SDK-86 has the MULTIBUS™ form factor. No signals are connected to the fingers except the power supply traces. Therefore, the SDK-86 can plug directly into the Intellec® motherboard to obtain power while using the SDK-C86 cable as the communication link.

SOFTWARE

Two programs must be invoked to operate in the SDK-86 slave mode. One program runs on the SDK-86, and another runs in any ISIS-II environment that includes a diskette drive.

The serial I/O monitor is installed on the SDK-86 and operates as though it was talking to a terminal. The software in the Intellec® allows the Intellec®, with a console device, to behave as if it were a terminal to the SDK-86.

The SDK-C86 software program in the Intellec reads the console input device, then passes the character to the SDK-86 through the serial port. It also receives the characters from the SDK-86 and displays them at the console output device. Besides the basic transfer function, this program also recognizes and performs the Upload and Download functions.

COMMAND MODES


- **Transparent:** In this mode, the SDK-C86 software passes all characters through without any processing. All the commands of the SDK-86 monitor (except paper tape commands) are available and will function in exactly the same manner as if the terminal were attached directly to the serial port of the SDK-86.

- **Upload/Download:** In this mode the SDK-C86 software, in the Intellec®, recognizes the mnemonic for Upload or Download from the terminal. It “translates” the Download command to an R (Read hexadecimal tape) command and the Upload command to a W (Write hexadecimal tape). The R and W commands are then passed on to the SDK-86 monitor. Using these paper tape commands allows for a checksummed transfer of data between the Intellec® and the SDK-86 memory.

COMMAND SUMMARY

- **Reset** — starts the SDK-86 monitor.
- **Execute with Breakpoint (G)** — Allows you to execute a user program and cause it to halt at a predetermined program step — useful for debugging.
- **Single Step (N)** — allows you to execute a user program one instruction at a time — useful for debugging.
- **Substitute Memory (S, SW)** — allows you to examine and modify memory locations in byte or word mode.
- **Examine Register (X)** — allows you to examine and modify the 8086's register contents.
- **Block Move (M)** — allows you to relocate program and data portions in memory.
- **Input or Output (I, IW, O, OW)** — allows direct control of the SDK-86's I/O facilities in byte or word mode.
- **Display Memory (D)** — allows you to print or display large blocks of memory information in HEX format.
- **Load (L)** — allows you to load hex format object files into SDK-86 memory from an Intellec.
- **Transfer (T)** — allows you to save contents of SDK-86 memory in a hex format object file in the Intellec.

MPU
SYSTEM



SDK-86/Intellec® Slave Mode Configuration

INSITE™ USER'S PROGRAM LIBRARY

Programs for 8008, 8048, 8080, 8085 and 8086 processors


Updates of new programs sent bi-monthly

Diskettes, paper tapes, and listings available for library programs

Hundreds of programs

For each accepted program submittal, Insite™ will provide either a one-year free membership, five free paper tapes, or free program diskette

Insite™, Intel's Software Index and Technology Exchange, is a collection of programs, subroutines, procedures, and macros written by users of Intel's 8008, 8048, 8080, 8085 and 8086 microcomputers, iSBC-80 OEM computer systems, and Intellec® development systems. Thanks to customer contributions to Insite™, Intel is able to make these programs available to all users of Intel microcomputers. By taking advantage of the availability of these general-purpose routines, the microcomputer design engineer and programmer can save many hours of programming and debugging time. The library of programs also serves as a good learning tool for those unfamiliar with Intel assembly language or PL/M-80 and FORTRAN-80, Intel's high-level languages for the 8008, 8080 and 8085 microcomputers.



LIBRARY PROGRAMS AVAILABLE ON PAPER TAPE AND SINGLE OR DOUBLE DENSITY DISKETTE

INSITE PROGRAM LIBRARY MANUAL

Each member will be sent the Program Library Manual consisting of an abstract for each program indicating the function of the routine, required hardware and software, and memory requirements, plus the source listings that are five pages and under.

User's Library members will be updated bi-monthly with abstracts of new programs submitted to Insite™ during the subscription period. Please refer to the Intel OEM Price List or contact the nearest Regional Sales Office for yearly subscription fee.

PROGRAM LIBRARY SERVICES

PAPER TAPES, DISKETTES OR SOURCE LISTINGS are available for every program in Insite™. Diskettes are available on single or double density.

MEMBERSHIP

Membership in Insite™ is available on an annual basis. Intel customers may become members through an accepted program contribution or membership fee. New members should use the membership form on the back of this data sheet.

PROGRAM SUBMITTAL

Programs submitted for our review must follow the guidelines listed below:

1. Programs must be written in a standard Intel Assembly Language or PL/M-80. These languages are documented in the following manuals:
 - a. 8008/MCS-8 Assembly Programming Manual #98-019B
 - b. 8080/8085 Assembly Language Programming Manual #98-301C
 - c. 8080/8085 Floating-Point Arithmetic Library User's Manual #98-452B
 - d. PL/M-80 Programming Manual #98-268B
 - e. MCS-48 and UPI-41 Assembly Language Manual #98-255C
 - f. FORTRAN-80 Programming Manual #98-481A
 - g. 8086 Assembly Language Reference Manual #98-640A
 - h. PL/M-86 Programming Manual #98-466A

2. A source listing of the program must be included. This must be the output listing of a compile or assembly. All accepted programs must be capable of compilation or assembly by Intel standard compilers or assemblers. No consideration will be given to partial programs or duplication of existing programs.
3. A test program which assures the validity of the contributed program must be included. This must show the correct operation of the program.
4. A source paper tape or diskette of the contributed program is required. This will be used for the reproduction of tapes for other members.

Complete the Submittal Form as follows: (please type or print)

1. **Processor** (check appropriate box).
2. **Program Title:** Name and brief description of program function.
3. **Function:** Detailed description of operations performed by the program. Attach additional pages if necessary.
4. **Required Hardware:**
For example: TTY or Ports 0 and 1
 Interrupt Circuitry
 I/O Interface
 Machine line and configuration for cross products
5. **Required Software:**
For example: TTY Driver
 Floating Point Package
 Support software required for cross products
6. **Input Parameters:** Description of register values, memory areas or values accepted from input ports.
7. **Output Results:** Values to be expected in registers, memory areas or on output ports.
8. **Program Details:** (for resident products only)
 - a. Register modified
 - b. RAM required (bytes)
 - c. ROM required (bytes)
 - d. Maximum subroutine nesting level
9. **Assembler/Compiler Used:**
For example: PL/M-80
 Intellec® MDS Macro Assembler
 FORTRAN-80
10. **Programmer, Company and Address.**

INSITE™ USER'S LIBRARY PARTIAL INDEX

- 3-Byte Positive Fractional Multiply
5 Level (BARDOT) to 8 Level (ASCII) Paper Tape Conversion
8-Bit Multiply and Divide
8-Bit Random Number Generator
12 x 12 Multiply
16-Bit CRC for Polynomial $X^{16} + X^{12} + X^5 + 1$
16-Bit Division — 16-Bit Result
16-Bit Division — 16-Bit Result
16-Bit Multiply — 16-Bit Result
16-Bit Multiply — 16-Bit Result
16-Bit Multiply — 32-Bit Result
16-Bit Random Number Generator
16-Bit Square Root Routine
32-Bit Binary to BCD Conversion, Leading Zero Blanking
32-Bit Divide Subroutine
2708 PROM Programmer for Intellect 8/MOD 80
4040 Cross Assembler for Intellect 8/MOD 80 and MDS-800
8008 Cross Assembler for 8085-MACRO Definition — M8008.SRC
8008 Cross Inverse Assembler for HP 2100
8008 Disassembler
8008 MACRO Assembler Version 2.0
8008 MACRO Definition Set for Assembly on PDP-11
8048 BCD Multiply
8048-DIV — Division Routine
8048 — Seven Segment Display Interface Subroutines — SCAN
8048 TUNE GENERATOR
8080 CPU Exercise Routine
8080 Cross Assembler for Tektronix 4051
8080 Disassembler
8080 Disassembler
8080 Double Precision ARC Tangent
8080 Floating Point A^B
8080 Floating Point Extended Math Package
8080 Floating Point with BCD Conversion Routine
8080 Idle Analyzer for Approximating CPU Utilization
8080 I/O System Status Display
8080 Least Squares Quadratic Fitting Routine
8080 MACRO Assembler 4.1
8080 RAM Memory Test
8080 Symbol Table Dump
8085 Cross Assembler for the DEC PDP8 and PDP11
9600 Initialize CRT and UART for Baud
Absorbance Calculation
A/D Converter Routine
ADCCP Remainder Routine
Adaptive Game Program
Algebraic Compare Subroutine
Align Program — Intermediate Pass Between PLM/Pass 1 & 2
Analog/Digital Polling Routine
AP29 "USING THE 8085 SERIAL I/O LINES"
APL Graphic Display on a 5 x 7 Dot Matrix
Approximating Routine
Arctan 2 Subroutine
ARRAY ADDRESSING SUBROUTINE AND CALLING MACRO
ASCII Display
ASCII to EBCDIC and EBCDIC to ASCII Converters
ASCII String to Intel Floating Point
Assembler Oriented Centronics 306 Line Printer Handler and Error Only Assembler
Bandit Static Display
Banner Print and Punch
BASIC CPU State Vector Maintenance
Basic Digital Panel Meter Call
BASIC Interpreter
BASIC/M Translator and Interpreter
BCD to BIN Conversion Routine
BCD to/from Binary Conversion
BCD Input and Direct Conversion to Binary Routine
BCD Multiplication
BCD Sum for 8008
BCD Up/Down Counter
BIN to BCD Conversion Routine
Binary to BCD Subroutine
Binary to HEX Routine
Binary Loader for MDS
Binary Multiplication — 24-Bit
- Binary Search
Binary Search Routine
Binary Tape Program
BINDEC BIN — Binary to/from BCD
BINLB — 8080 System Loader
BIORIM
Blackjack
\$BLPT
BOOT — Bootstrap Loading and Program Patching
Calculate a Calendar
Calendar Subroutine
Card Reader Driver, Hollerith to ASCII Conversion
Character Interpreted Memory Dump
CLI
Clock Subroutine
Compare
COMPARE Files
Compare Object Code Tape with Memory
Control Data Output
Controller for Hewlett-Packard 9871A Printer
Conversion of Scientific to Easily Readable Notation
Crap's
CRECH — Cyclic Redundancy Check
Cross Assembler ASM08
Cross Assembler for NOVA 1200
Cross Assembler for NOVA 1220, IBM 360/40 and CDC 3000
Cross Assembler for PDP-11
Cross Assembler for PDP-11
Cross Assembler for Varian Data Machine
Cross Reference for PASM80 PASCAL Programs — XREF80
CRTBZ — GET
Cut and Paste Editor (PL/M)
Cyclic Redundancy Character Generator
Cyclic Redundancy Check
Cyclic Redundancy Check for Data String of 2^{16} Bytes
Data Array Move
Data General to Intellect MDS Diskette Transport Package
Data I/O PROM Processor
"DATCON B1" Analog to Digital Conversion Program
Decrement H and L Registers
Delete Comments
Diagnostic 1003 — Memory Validity Check
Digital to Analog Conversion for Eight Outputs
Disable Hold — Screen Mode
Disassembler
Disk Dump Routine for iCOM F DOS-11/MOD 80 Floppy DOS
Diskette Recovery Program, Recovery 1
Display
Double Precision Integer Arithmetic Package
Double Precision Multiply
Driver for Tektronix 4010 Grafic Screen
DTMHEX
Elementary Function Package
Enable Hold — Screen Mode
ERLIST
Examin
EXEC
Factorial of a Decimal Number
Fast Floating Point Square Root Routine
FAST & SLOW
FDUMP
Field
Fixed and Floating Point Arithmetic Routines
Fixed Point CHEBYSEV Sine and Cosine for PL/M Users
Flag Processing Routine
Floating Point Conversion Routine
Floating Point Decimal and HEX Format Conversion
Floating Point Format Conversion Package
Floating Point Interpreter
Floating Point Math Package
Floating Point Package for Intel 8008 and 8080 Microprocessors
Floating Point Procedures
Floating Point Square Root
Floating Point Utility Programs for Use with FPALIB
Fly Reader Driver
Format
- Format Intel Data
Gambo
Game of Life
Gamma Function Subroutine
Generalized Stepper Motor Drive Program
GLANCE
GRAPH
Gray to Binary Conversion
Handler for Tally PTP
Hang
Hazzeltine 2000 CRT Function Driver
Hewlett-Packard Calculator to MDS800 I/O Control Program — HPIO
HEX Convert — Convert Intel HEX to Prolog
HEX File Converter
Hex to ASCII Conversion
HEX to Decimal Conversion
HEX Format Paper Tape Dump for SDK
HEX Tape Loader for SDK
High Speed Paper Tape Reader with Stepper Motor Control
Histogram
i8080 Cross Assembler for Intel 8080/8085 Microprocessors
IBM Selectric Input Program
IBM Selectric Output Program
ICE-80 Disassembler
i-Command — Insert Data in HEX Form from TTY into RAM
Input/Output Commands for MDS
Insert Tab Characters for Spaces
Intel Format HEX Data File Load/Read
Intellect 8 MOD 80 Monitor
Intellect 8/MOD 80 — Silent 700 Interface
Intellect MDS Diagnostic Confidence Test Version 1.1
Intellect MDS Monitor Version 2.0
Intellect 8 Text Editor
Interfacing the MDS and HP 2644
Interrupt Driven Clock Routine
Interrupt Handler (Re-Entrant)
Interrupt Service Routine
INVERT Data in RAM
I/O Routine for TI Silent 700 Terminal
I/O Simulation MACROS
I/O Test Program for SBC 80/20 — IOTEST
Join
Julian Data Routine
K, Program Trap and Dump Routine
Kalah
Keyboard Scanner
Kill the Rotating Bit
Lander
Lerr
Legible Paper Tape
Lewthwaite's Game
Linear System (Gauss Elimination) — LISY
LISP INTERPRETER
List
List Device Program
List SCR
List 1 — High Speed List Program for Intellect 8
List/Print/Type "List SRC" on Diskette
LLU/Chernack Basic Interpreter
LOAD
Log Base 2
LSORT
MACRO Assembler for DG NOVA
Main Routine DDUMP (Diskette DUMP Routines)
Mastermind
Mastermind 8080
"Mastermind 8080" for SBC 80/10
Match
Match Game
Maze
Maze
MBCD N1 x N2 Bytes Decimal Multiply Subroutine
MDS Back to Back Data Transfer
Memory Compare
Memory Diagnostic Program
Memory Dump
Memory Test for the 8080
Memory Test Program
 μ Scope 820 Test Instrument, iSBC 80/10 Diagnostic Program
MINITH-RMX Minimal Terminal Handler
Model 101 Centronics Printer Handler
Mon256 — 256-Byte PROM Monitor

INSITE™ USER'S LIBRARY PARTIAL PROGRAM INDEX (Continued)

Monitor for ISBC 80/05 or 80/04 — MON805
 Monitor for ISBC 80/10 or 80/10A — MON810
 Monitor for ISBC 80/20 or 80/20-4 — MON820
 Morse Code Generator
 MSAVE/MLOAD Utilities for MDS-800 with DOS
 MUL/DIV Multi-Precision Pack for 8080
 Natural Logarithm
 N-Byte Binary Multiplicaiton and Leading Zero
 Blanking
 Nim
 Nim
 Non-Encoded Keyboard Subroutine
 Nova Cross Assembler — Intel 8080
 Numbers
 Octal Code Conversion for PDP-11
 Octal Debugging Program (ODT) for the MCS-80
 Computer
 Octal PROM Programming
 OCTHEX
 Online, Upload, Download
 Optimized Ultra Fast Floating Point Package
 Output Message Generator
 P2708 PROM Programming Routine
 Page Break for Tektronix 4010 I/O Graphics Ter-
 minal
 Page Listing Program
 Paper Tape Leader I.D.
 Paper Tape Reformatter for SDK
 Pass — Parameter Passing Routine
 PDP-11 Binary File to Intel HEX File Converter
 PDP-11 Program Load to HEX, Dump, & Verify
 PLOT-80 ISIS-II Version 2.0
 PLUM 80 Pass 3
 PLUM Floating Point Interface
 PLUM Histogram Procedure and Random Num-
 ber Generator
 Print
 Print Program for G.E. Terminus-1200 Printer
 Print Out Source File on Floppy Disk
 Print Text for SBC 80/10
 Program Test Load
 PROM Programmer for Inteltec 8
 Prompt Pong
 Proportional Power Control Image Builder
 Punch Binary Tape
 Punch Test or TTY Reader/Punch Test
 Quicksort Procedures
 RAM Check
 RAM Test Program
 Random Number Generator — RINGEN

RANDOM\$BITS
 React
 Read and Interrupt Modifications for Inteltec 8/
 MOD 80
 Read/Write Routines for Interchange Tapes
 Reader Test
 Real Time Clock Service Routine
 Real Time Executive
 Real Time Monitor
 RECOVER
 Relative Jump Routine
 Relocatable FMath and XMath, 8085 Floating
 Point Package
 RIA80
 RMSTF — Integration Routine
 RMX/80-based Keyboard Input Handler Subrou-
 tine
 Run 0
 Sample Automatic Test Equipment
 Save/Restore CPU State on an Interrupt
 SBC Communicator
 SBC 80P Real Time Clock
 SBC 80/10 8255 Test
 SBC 80/10 Interactive Monitor
 SBC 80/10 Port I/O Exerciser
 SBC 310 Floating Point System for Use with
 SBC 80/20
 SCAN
 SCAN — 8048 — Seven Segment Display inter-
 face Subroutines
 SDK-80 Keyboard Monitor
 SDK-80 Paper Tape Punch Routine
 SDK80 TRAP
 SDK PROM Programmer
 Sequential Pascal Compiler
 Serial PROM Programmer
 Sets Horizontal Tabs on Terminus
 Shellsorting Routine
 SinX, CosX Subroutine
 Slot Machine
 SMAL:Symbolic Microcontroller Assembly
 Language
 SMPY16: 16-Bit 2's Complement Signed Multi-
 plication
 Snap Dump 8080
 Software Stack Routines for 8008
 Source Paper Tape to Magnetic Cassette
 SQRTF — Calculates 8-Bit Root of 16-Bit Num-
 ber
 Stage2

Statement Counter
 STEP
 String Manipulation Package
 Structured Assembler for 8080
 Subroutine DMULT (Decimal Multiplication)
 Subroutine Log — Common Logarithms
 Subroutine SORT
 Symbol Cross-Reference
 Symbol Table
 Symbol Table Dump for Inteltec 8/MOD 80
 Symbol Table List Routine
 Tabs
 Tally — Use Tally 2200 Line Printer in Assembly
 Stage of Programming
 Tally R2050 HSPTR Driver
 Tape Duplicator
 Tape Labeler for MDS
 Teleprocessing Buffer Routine
 Terminal Editor
 Terminus 300
 Terminus 1200
 Text Editor, Enhanced
 Text Storage Program
 Thermocouple Linearization (Type J)
 Thumbwheel SBC 80/10 Test Program
 Tic-Tac-Toe
 Tic-Tac-Toe — 3 Dimensional
 Time Sharing Communications
 TIMIT — Interrupt Driven Real Time Clock Rou-
 tine
 T.I. Silent 700 Interface — Inteltec MDS
 T.I. Silent 700 SBC 80 Monitor Interface
 TRACE — Program Trace and Debugger
 Trace & Register Print Out
 Trace Routine
 TRACE Version 7.0
 TTY Binary Dump Routine
 TTY Binary Load Routine
 TTY Diagnostic
 Type
 Type
 Type K.T.C. Linearizer
 Utility Macros for 8080
 VDU Darts
 Video Driver
 Wipe
 Word Game, The
 WRMIN-RMX Minimal Terminal Output

insite™ USER'S LIBRARY MEMBERSHIP FORM

I am interested in becoming a member of Insite™

Enclosed is Check Money Order Purchase Order* Program Submittal

NAME: _____

COMPANY: _____

SHIP TO: _____

SEND TO NEAREST LOCATION:

North America

Intel Corporation
 User's Library 6-321
 Microcomputer Systems
 3065 Bowers Avenue
 Santa Clara, California
 95051
 Ph. 408-987-8080

Europe

Intel International Corp. S.A.
 User's Library
 Rue du Moulin a Papier 51
 Boite 1
 B-1160 Brussels, Belgium
 Ph. 02-660-3010

Orient

Intel Japan K.K.
 User's Library
 Flowerhill-Shinmachi, East Bldg.
 1-23-9 Shinmachi, Setagaya-ku
 Tokyo 154, Japan
 Ph. 813-426-9261 (PME & FSE)
 813-426-9267 (CS & Fin.)

*Please refer to Intel OEM Price List for membership fee.





μSCOPE 820 MICROPROCESSOR SYSTEM CONSOLE

Gives complete control over microprocessor, including single step, run-with-display, or run-real-time capability

Provides a 32-bit hardware breakpoint with bit masking and a 256-word trace memory

Executes diagnostic routines from μScope 820 console overlay memory

Provides an interface to microcomputer systems for troubleshooting system problems

Monitors, displays, and alters register, memory, and I/O values for system under test

Executes instrument resident software patch routines even when microcomputer system is ROM-based


Is a stand-alone, self-contained, rugged portable unit

Human engineered with easy to read 9-segment hexadecimal displays and extensive operator prompting

Designed to support many different microprocessors

Has built-in, self-test operation

Intel's new μSCOPE 820 Microprocessor System Console provides equipment manufacturers with a portable microcomputer system designed to expedite troubleshooting and maintenance of other microcomputer systems. The unit can control and examine system operations. Diagnostics can be automated by EPROM (erasable, programmable read only memories) or ROMs into the socket at the upper left of the keyboard display panel. The μScope 820 is a portable, self-contained instrument designed to provide the control, monitoring, and interaction necessary to effectively and quickly evaluate and debug 8-bit microcomputer-based systems in the lab, on the production line, or in the field. Connection to the user's system is through a personality probe plugged into the microprocessor socket. Each personality probe is unique to each microprocessor type. The instrument features many different operating and control modes, allowing the operator to carry out a number of functional checks on the microcomputer system under test (SUT). Although the unit has been specifically designed to ease the task of microcomputer system checkout for the lab, production line, and field technician, it also provides the more powerful analytical capabilities necessary to troubleshoot difficult problems by the more experienced, sophisticated user. Preprogrammed test routines resident in front panel PROMs, dedicated high level commands keys, visual prompting, and simplified data entry sequences all ease the checkout of microcomputer hardware. For more rigorous diagnostic tasks, the unit provides a 32-bit maskable hardware breakpoint with optional course of action after a breakpoint match, a 256 × 32-bit trace memory, and a 128 × 8 overlay RAM that allows real-time entry of test routines via the μScope 820 keyboard.



**MPU
SYSTEM**

FEATURES

CPU Control

The instrument provides complete control over the operation of the microprocessor in the system under test (SUT). The user CPU can be forced to halt, single step, reset, run real time, or run with display. All of the above CPU commands may be issued without impacting other operational parameters or diagnostic sequences previously established.

Reset/Self-Test

The reset and self-test features of the unit allow the operator to either initialize the instrument to a known state or quickly verify that the instrument is operating correctly. When the console is reset, the breakpoint and overlay memory are disabled, the display registers are cleared and the specific examine modes are aborted.

When the operator initiates the self-test of the unit, a sequence of operations take place which serve to confirm proper operation of a majority of the instrument.

Breakpoint Control

The hardware breakpoint of the instrument allows the operator to alter the normal program flow of the SUT. Breakpoint logic is implemented in hardware, thereby eliminating any throughput degradation of the SUT. All 32 bits of the breakpoint condition word are maskable in order to allow the breakpoint condition to be as specific or as general as may be desired. The occurrence of a breakpoint match can cause an unconditional halt, incrementing of the pass counter, calling of a subroutine, or the recording of a single cycle of trace data. All of these options are selectable via the exam action key prior to enabling the breakpoint.

Trace Memory

The console has a full 32-bit word trace memory that records 256 cycles of SUT operation without causing any delays. The trace memory provides information about CPU operation just prior to a CPU halt or just prior to the initiation of a panel freeze via the trace display key. The operator can alternatively elect to have data recorded on all SUT microprocessor cycles or only when program execution of the SUT microprocessor generates a breakpoint match. Once the data is recorded, sequential examination of the data may be accomplished simply by depressing the exam next or exam last keys.

Overlay Memory


A unique feature of the unit is the ability to map its memory onto the SUT memory space. Using the overlay memory allows the operator to insert patch, exercise, or diagnostic subroutines at any location or point of execution in the SUT program. The subroutine may either be entered via the front panel hexadecimal keypad or via the front panel's ROM/PROM socket. By using the unit's overlay memory, the operator may quickly set up the SUT to execute special maintenance or troubleshooting programs to permit rapid evaluation of system operation.

Address Display/Select

A dedicated, 4-digit hexadecimal address display allows the following address information to be displayed:

- The address of any memory location.
- The I/O port number of any I/O port.
- The address of any overlay memory location.
- The address of the overlay memory origin assignment.
- The address at which the breakpoint is to occur.
- The address portion of the breakpoint mask.
- The address of the given trace record element.

An additional feature of the address display/select logic is that once the operator has initiated a given memory, trace, or I/O examination, it is possible to continue the examination in a sequential fashion either in an ascending or descending address value.



Address, Data, and Control Entry

The address, data, and control variable entry into the instrument is accomplished via the conveniently located hexadecimal keypad. For selection of the information to be displayed or modified the operator enters the hexadecimal value of the desired address, I/O port number, or label assigned to each of the registers. Once this entry is made, the operator can then elect to either continue data entry if modification is desired or press the end execute key if examination only is desired. For all data entry sequences potentially requiring multiple value entry, the μScope 820 Microprocessor System Console provides operator prompting to indicate the specific information expected.

Value Display/Select

The value displays provide clear and easy to use information. Together with the address display, they provide simultaneous readout of trace vectors, breakpoint conditions and breakpoint mask values, memory contents, and I/O port contents. In addition, the display allows readout of all single and double byte register values, the state of CPU pins and flags, and information regarding the course of action following the occurrence of a breakpoint, as well as information regarding the breakpoint pass count. The information displayed by the 4-digit hexadecimal value readouts is selected via the hexadecimal keypad in conjunction with any of the instrument's eleven dedicated examine keys. Further, the information is either displayed statically or is continually updated 10 times/sec if the unit is in the run-with-display mode.

As well as easy to use and understand. A plastic overlay employing membrane switch contacts provides long lasting durability as well as protection from accidental spills. Audio and tactile feedback for the membrane switches is provided for operator convenience. Ease of use of the front panel has been further enhanced by human engineering with functional grouping of switches as well as LEDs that prompt the operator during data entry sequences. Graphics have also been added to reinforce the functional switch groupings as well as data entry procedures.

PROM/ROM Socket

A front panel socket is provided for mounting 2K PROMs or ROMs that serve as storage for preprogrammed test subroutines. The actual useable program space of the PROM/ROM is 1920 bytes. The remaining 128 bytes of storage, shadowed by RAM, are used by the unit to identify up to 16 separate subroutines in the PROM/ROM and to define the specific instrument states and conditions under which the subroutine will be called. Each of the separate subroutines is uniquely enabled by the subroutine select (SUBR SELECT) key and the hex keypad.

Power Supply


The system console is complete with its own fully regulated DC power supply that provides all the DC power required by the unit itself, as well as that which is required by the associated microprocessor probe. The supply is completely self-contained, including its own AC on/off switch, line fuse, line filter, and power cord. An additional feature of the power supply is that it has been designed to permit line voltage selection in the field to facilitate operation with a wide range of AC line voltages and frequencies.

Breakpoint Action

Following the occurrence of a breakpoint match, the operator has the flexibility to execute a number of different diagnostic operations. The selection of these alternate courses of action is accomplished by pushing the exam action key and then entering the assigned value of the specific action desired via the hex keypad. Further keypad entries specify the parametric value of the action selected such as the number of breakpoint pass counts or the start address of a subroutine call following a breakpoint.

Probe Connection

The instrument is intended to work with many of the microprocessors available today. This is accomplished by standardized interface logic which transmits and receives various address, data, and control signals between the system console and the circuitry of the particular probe. The interconnect circuitry between the instrument and probe has been designed to drive a 4-foot cable that permits convenient positioning of the panel and the SUT. In addition, a board edge connector has been provided for a personality ROM that provides front panel definition and interpretation of specific control signals for different types of microprocessors. This personality ROM is supplied with each probe kit.



Binary Data Display/Modification

All 8-bit values can be displayed in binary format on the instrument. The binary display operates in parallel with the hexadecimal display and is provided for those instances where operator recognition is enhanced by binary presentation. The selection procedure for the binary data display is identical to that for the hexadecimal value display. Once the selection has been made, the operator may alter the value by means of further hex keypad entries or by changing the binary state of any of the data bits via the eight binary data switches.

Front Panel

The front panel of the μScope 820 Microprocessor System Console has been designed to be rugged and

FUNCTIONAL DESCRIPTION

CPU Control

User selectable commands permit one of four possible CPU operating modes:

Run Real Time — User's CPU runs at full speed set by user clock. No wait states or cycle stealing are required.

Run with Display — User's CPU runs at full speed, except that 10 times/sec the instrument halts user's CPU temporarily to acquire display data. Worst case throughput is 95% of real time operation.

Halt — User CPU halted at next opcode fetch. DMA activity is permitted during halt.

Single Step — User CPU executes one instruction then halts.

Breakpoint Control

The breakpoint condition is set by a 32-bit word (16-bit address, 8-bit data, 8-bit status). The breakpoint mask is also set by a 32-bit word which is bit selectable. There are three courses of action following a breakpoint match:

1. Halt on first opcode fetch following breakpoint match.
2. Halt on first opcode fetch following Nth breakpoint match $1 \leq N \leq 256$.
3. Execute subroutine beginning at first opcode fetch following breakpoint match.

All breakpoint actions following a match are controlled by the breakpoint enable/disable switch except for trace recording and the sync trigger output. The sync output is a negative true TTL output occurring whenever a breakpoint match occurs.

Trace Memory

The trace memory is a 256-word memory with each word consisting of 16 address bits, 8 data bits, and 8 status bits. The memory is a circular buffer which records the last 256 cycles (words) prior to a user CPU halt or display trace command. Trace data can be recorded on all CPU cycles or only when breakpoint matches occur (independent of breakpoint enable/disable status). In addition, the operator may initiate a panel freeze to temporarily stop all trace data recording, and allow display

of previously recorded data without halting the user CPU.

Overlay Memory

The μScope 820 Microprocessor System Console allows memory read/writes of the user CPU in any assigned 1K or 2K block to be made to the instrument's overlay memory. For 1K block assignments, the first 128 bytes reside in the instrument's RAM memory while the remaining 896 bytes reside in the interchangeable front panel ROM/EPROM (either Intel's 2716 EPROM or Intel's 2316E ROM). For 2K block assignments, again the first 128 bytes are from RAM and the remaining 1920 bytes are from the front panel 2716/2316E.

Data Entry

All single and double byte items may be entered via the front panel hexadecimal keypad. In addition, all single byte items may be optionally entered via eight binary input keys.

Data Display

Eight hexadecimal 0.5 in. LEDs are provided for the simultaneous display of 4 bytes of information. The displays are physically separated into two groups. The first group displays 2 bytes of address, while the second group displays CPU data, status, single and double byte register values, or single and double byte breakpoint values. In addition, eight binary displays are used to provide quick recognition of single byte binary data patterns.

Self Test

The necessary hardware and software have been incorporated into the instrument to facilitate the self-checking of the majority of its operations. Included in these self tests are:

- Bit tests of all breakpoint condition and mask latches.
- Bit tests of all RAM.
- Verifies checksum on all operating system ROMs.
- Clears trace memory and performs bit test on trace RAM.
- Checks miscellaneous I/O ports and peripheral components
- Lights all front panel displays for user verification.

SPECIFICATIONS

Commands

- Reset
- Self test
- CPU reset
- Run real time
- Run with display
- Halt
- Single step
- Enable/disable breakpoint
- Enable/disable overlay

- Enable trace all cycles
- Enable trace at breakpoint
- Examine/modify value
 - Single registers
 - Double registers
 - CPU states
 - Breakpoint pass count
- Examine/modify memory
- Examine/modify I/O
- Examine/modify overlay memory
- Examine/modify next location
- Examine/modify last location

Examine/modify breakpoint condition
Examine/modify breakpoint mask
Examine/modify breakpoint action
Examine/modify overlay origin
Display trace data
Clear entry
Continue
End/execute
Subroutine select

Connection

Four external connections to the μScope 820 Microprocessor System Console are provided:

1.2m (4 ft), 50 conductor flat cable — for connection to the microprocessor probe

20-pin board edge connector — for the probe personality PROM

24-pin zero force insertion sockets — for overlay EPROM/ROM

Recessed pin — for breakpoint sync output

Breakpoint

Pulse Width — 180 ns typ

Output High — 2.5V min, - 1.2 mA

Output Low — 0.5V max, 24.0 mA

Physical Characteristics

Width — 18-7/8 in. (479 mm)

Length — 15-1/2 in. (394 mm)

Height (top closed) — 6-5/8 in. (168 mm)

Height (top removed) — 4-5/8 in. (117 mm)

Weight — 20 lb (9.1 kg)

Electrical Characteristics

Voltage — 100, 120, 220, 240 — 10% + 5%, 110V AC max

Frequency — 48-63 Hz

Environmental Characteristics

Operating Temperature — 0°C to 55°C (32°F to 130°F)

Storage Temperature — -40°C to 75°C (-40°F to 167°F)

Humidity — 95% RH, 15°C to 40°C (59°F to 104°F) non-condensing

Accessories Supplied

Two keys

One fuse for 220/240V operation

One 2.3m (7.5 ft) power cord

Reference Manuals

9800526A — μScope 820 Operator's Handbook (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number	Description
USC-820	Microprocessor system console



μSCOPE PROBE 8080A

Provides interconnection for 8080A microprocessor-based systems to μScope 820 Microprocessor System Console

Provides complete control over system under test (SUT), yet causes minimal interference with SUT operation

Comes complete with cable, buffer box, personality ROM, and μScope 820 system console overlay

Fits securely in console carrying case during transit


Provides complete protection for plug pins during transit

Connects via 4-foot cable to μScope 820 console

Has user system interconnect cable with integral ground plane for low noise operation

Operates over broad range of environmental conditions

The μScope Probe 8080A provides the μScope Microprocessor System Console with the ability to interact with 8080A microcomputer-based systems. The purpose of the probe is to interface the μScope 820 console to the CPU of the system under test (SUT). All of the interface signals and the associated circuitry have been designed to be effectively transparent to the SUT. CPU data, address, and clock lines are sensed by the probe 8080A, with only the CPU ground lines being switched. In addition, all SUT loading and timing degradations have been minimized by specially designed buffer circuitry. The mechanical design of the probe is compact, rugged, and allows proper operation of the probe and the console over the full ambient range specified. The buffer circuitry and the ground plane design of the interconnect cable provide low noise electrical signals while allowing the SUT to be four feet from the system console.



MPU
SYSTEM

SPECIFICATIONS

μScope 820 Console Configuration

Several features of the console are directly determined by the probe being used with it. The instrument features that are determined by the 8080A interface probe are:

Single Registers — A, B, C, D, E, H, L

Double Registers — BC, DE, HL, PC, SP

CPU States — Flags, CPU pins (SYNC, RESET, HLDA, HOLD, READY, INT, INTE)

Trace/Breakpoint Word Size — 32 bits with 16 bits of address, 8 bits of data, and 8 bits of CPU status.

μScope 820 Console Interconnect

The probe interconnection to the μScope 820 console is accomplished via a 4-foot (1.2m) flat cable. 50-pin mating connectors plug into a board edge connector in the power cord compartment of the instrument and into a flat cable connector on the buffer box.

System Under Test (SUT) Interconnect

Interconnection from the buffer box to the SUT is accomplished with a 16-inch (406 mm) flat cable, complete with an integral ground plane, which is terminated with a low profile 40-pin DIP connector. The DIP connector is inserted into the SUT 8080A socket and the 8080A itself is plugged into the 40-pin socket provided on the probe buffer box.

Connections

Three external connections to the probe are provided:

50-pin flat cable connector on buffer box

40-pin zero insertion socket for the 8080A

40-pin low profile replaceable IC DIP connector for connection to SUT

Accessories Supplied

One μScope 820 system console overlay

One personality ROM

One hardware reference manual

Physical Characteristics

Probe Buffer Box

Height: 0.75 in. (19 mm)

Length: 7.25 in. (184 mm)

Width: 3.75 in. (95 mm)

User System Interconnect Cable

Width: 2¼ in. (57 mm)

Length: 16 in. (406 mm) flat cable

μScope 820 Console Personality ROM PC Card

Height: ¾ in. (19 mm)

Width: 2¼ in. (57 mm)

Length: 3¼ in. (83 mm)

Electrical Characteristics

All DC specifications are in addition to user system parameters. All capacitance values include cables and connectors.

Non-Intercepted Signals

ø1, ø2	± 10 μA max; 55 pF typ
A ₁₅ -A ₀ , D ₇ -D ₀	- 0.25 mA max @ 0.45V; 30 μA max @ 5.25V; 49 pF typ
+ 12V Supply	15 μA max
WAIT	35 pF typ (capacitance loading only)

Intercepted Signals

Outputs to User System	
SYNC	20 mA min @ 0.5V; - 1 mA min @ 2.7V; 40 pF typ
HOLDA, INTE, DBIN, and WR	4 mA min @ 0.4V; - 0.2 mA min @ 2.7V; 40 pF typ
Inputs from User System	
INT, READY, RESET	40 μA max @ 2.7V; - 0.72 mA max @ 0.4V; 50 pF typ
HOLD	60 μA max @ 2.7V; - 1.08 mA max @ 0.4V; 50 pF typ

Power Requirements — Power supplied by μScope 820 Microprocessor System Console.

Environmental Characteristics

Operating Temperature — 0°C to 55°C (32°F to 130°F)

Storage Temperature — -40°C to 75°C (-40°F to 167°F)

Humidity — 95% RH, 15°C to 40°C (59°F to 104°F) non-condensing

Reference Manuals

9800526 — μScope 820 Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.



ORDERING INFORMATION

Part Number	Description
PRB-80	8080A interface probe



μSCOPE™ PROBE 8085

Provides interconnection for both 8085 and 8085A Microprocessor-based Systems to the μScope™ Microprocessor System Console

Comes complete with cable, buffer box, personality ROM, and μScope system console overlay

Has user system interconnect cable with integral ground plane for low noise operation

Increases diagnostic capability via four user positioned external inputs

Operates over a broad range of environmental conditions

Provides complete control over the system under test, yet causes minimal interference with system under test operation

Fits securely in the console carrying case during transit

Provides complete protection for plug pins during transit

The probe 8085 provides the μScope Console with the ability to interact with 8085 and 8085A Microcomputer-based systems. The purpose of the probe is to interface the μScope Console to the CPU of the system under test (SUT). All of the interface signals and the associated circuitry have been designed to be effectively transparent to the SUT. CPU data, address, and clock lines are sensed by the probe 8085, with only the CPU control lines being switched. In addition, all SUT loading and timing degradations have been minimized by specially designed buffer circuitry.

The mechanical design of the probe is compact, rugged, and allows proper operation of the probe and the console over the full ambient range specified. The buffer circuitry and the ground plane design of the interconnect cable provide low noise electrical signals while allowing the SUT to be 4 feet from the system console.

The probe can be reconfigured to test either 8085 or 8085A microprocessor-based systems. The user can operate the microprocessor from either the system under test crystal or one adjacent to the probe 8085 CPU socket. User control of the probe interaction with CPU control signals insures maximum compatibility with the system under test. Test and diagnostic capability is increased by integrating four external inputs into the probe 8085.



MPU
SYSTEM

GENERAL

μSCOPE CONSOLE INTERCONNECT

The probe interconnection to the μScope Console is accomplished via a 1.2m (4 ft.) flat cable. 50-pin mating connectors plug into a board edge connector in the power cord compartment of the instrument and into a flat cable connector on the buffer box.

SYSTEM UNDER TEST (SUT) INTERCONNECT

Interconnection from the buffer box to the SUT is accomplished with a 200mm (8 in.) flat cable, complete with an integral ground plane, which is terminated with a low profile 40-pin DIP connector. The DIP connector is inserted into the SUT 8085 socket and the 8085 itself is plugged into the 40-pin socket provided on the probe buffer box.

μSCOPE CONSOLE CONFIGURATION

Several features of the μScope Console are directly determined by the probe being used with it. The features that are determined by the 8085 interface probe are:

- Single Registers: A, B, C, D, E, H, L
- Double Registers: BC, DE, HL, PC, SP
- CPU States: Flags, CPU pins, Interrupt Masks, and Interrupt States
- Trace/Breakpoint Word Size: 32 bits with 16 bits of address, 8 bits of data and 8 bits of CPU status
- 4 external inputs included in the 8 bits of CPU status for examining, recording in trace memory, and transferring control

ELECTRICAL SPECIFICATIONS

All DC specifications are in addition to user system parameters. All capacitance values include cables and connectors.

Non-Intercepted Signals

x1, x2, reset out	16pF typical
AD0-AD7, A8-A15	-0.25 mA max @ 0.45V; 10 μA max @ 5.25V; 26 pF typical
SID	40 μA max @ 2.7V; -0.6 mA max @ 0.4V; 20 pF typical
SOD	20 μA max @ 2.7V; -0.4 mA max @ 0.4V; 20 pF typical

Intercepted Signals

Output to user system:

ALE	19 mA max @ 0.5 volt; -900 μA max @ 2.7 volt
CLK	2 mA max @ 0.64 volt; -400 μA max @ 2.6 volt
SS0, SSI	8 mA max @ 0.5 volt; -400 μA max @ 2.7 volt
RD, WR, IO/M	24 mA max @ 0.5 volt; -2.6 mA max @ 2.4 volt

ORDERING INFORMATION

Part Number	Description
PRB-85	8085 Interface Probe

INTA	21 mA max @ 0.5 volt; -3.6 mA max @ 2.4 volt
HLDA	6 mA max @ 0.5 volt; -350 μA max @ 2.7 volt

All Output Signals have capacitance of 20pF typical.

Inputs from user system:

RESET IN, READY, HOLD, RST 6.5, RST 5.5, INTR, TRAP	-0.8 mA @ 0.4V; 40 μA max @ 2.7V; 20 pF typical
RST 7.5	

External Inputs:

XI0, XI1, XI2, XI3	-0.25 mA max @ 0.45V; 10 μA max @ 5.25V; 2.4V min Input High Voltage; 0.85V max Input Low Voltage
--------------------	---

CONNECTIONS

Three external connections to the probe are provided:

- 50-pin flat cable connector on buffer box
- 40-pin zero insertion force socket for the 8085 SUT CPU
- 40-pin low profile replaceable IC DIP connector for connection to SUT

CHARACTERISTICS

PHYSICAL CHARACTERISTICS

Probe Buffer Box:

Height:	22mm (7/8 in.)
Length:	208mm (8-1/4 in.)
Width:	116mm (4-5/8 in.)

User System Interconnect Cable:

Width:	57mm (2-1/4 in.)
Length:	200mm (8 in.) flat cable

μScope Console Personality ROM PC Card:

Height:	19mm (3/4 in.)
Width:	57mm (2-1/4 in.)
Length:	86mm (3-1/4 in.)

POWER REQUIREMENTS

Power supplied by μScope Microprocessor System Console.

ENVIRONMENTAL CONDITIONS

Operating Temperature:	0° to 50°C (32° to 122°F)
Storage Temperature:	-40° to 75°C (-40° to 167°F)
Humidity:	95% RH, 15° to 40°C (59° to 104°F) noncondensing

ACCESSORIES SUPPLIED

- One Probe 8085 overlay for the μScope System Console
- One Personality ROM
- One Operator's Manual
- Four Test Probes for the External Inputs

MICROCOMPUTER TRAINING PROGRAMS

INTRODUCTION

Intel provides complete training for all its system related products. Courses are given regularly at Intel's training centers located in Santa Clara, California; Boston, Massachusetts; and Chicago, Illinois. These training centers are staffed by highly trained and experienced instructors. This section describes the overall program for microcomputer training and provides outlines for the following courses offered by Intel.

TABLE OF CONTENTS

Microcomputer Training Programs.....	14-3
INTRODUCTORY LEVEL	
Introduction to Microcomputers.....	14-4
Microcomputer Concepts (2 days).....	14-5
Development System Operations (3 days).....	14-5
INTERMEDIATE LEVEL	
MCS-80/85 System.....	14-6
PL/M-80 Language/Software Design.....	14-7
MCS-86 System.....	14-8
PL/M-86 Language/Software Design.....	14-9
MCS-48 System.....	14-10
ADVANCED LEVEL	
RMX/80 System.....	14-11
Advanced MCS-86 Assembly Language.....	14-12
iSBC Design Project.....	14-12



MICROCOMPUTER TRAINING PROGRAMS

Courses presented at training centers and customer facilities

Training center locations

- Boston
- Chicago
- Santa Clara

Scheduled on a continuing basis throughout the year

Evening workshops

On-site courses tuned to customer requirements


System demonstration

Hands-on laboratory sessions reinforce lecture

Training center classes limited to 15 attendees

Intellec microcomputer development systems with in-circuit emulators used in laboratory

Microcomputers are being used in hundreds of applications from simple controllers to complex data processing systems. To enable users to bring microcomputers into their applications, Intel offers a selection of workshops designed to provide users with the tools for making optimum use of Intel microcomputers in system development.



MPU
SYSTEM


INTRODUCTION TO MICROCOMPUTERS

This workshop offers five days of lectures, questions and answers, practical learning, and hands-on training with your own microcomputer. You'll learn the fundamentals and general uses of microprocessors, and the basics of microcomputer-based design. The best learning will come from using and programming an operating SDK-85 System Design Kit (described below). When the training session is completed, an SDK-85 kit is yours to keep.

Attendees: One who has limited programming and design experience, and does not need to learn about development systems. A background in electronics is helpful but not necessary. (Maximum attendance is 20.)

- Day 1**
- Introduction to Microcomputers**
- Computer Organization**
- Instruction Execution**
- Lab—Using Microcomputers**
- Day 2**
- Elementary Programming**
- Microcomputer Interfacing**
- Lab—Audio Oscillator Using Digital Techniques**
- Day 3**
- Computer Arithmetic**
- Conditional Jumps**
- Stacks and Subroutines**
- Push/Pop**
- Lab—Using Monitor Routine**
- Day 4**
- Interrupts**
- Computer Kit Hardware**
- Memory Systems**
- Decimal Arithmetic**
- Lab—A Digital Clock**
- Day 5**
- Introduction to Single Chip Microcomputers**
- Introduction to High Level Languages**
- Introduction to 16-Bit Microcomputers**
- Survey of Programming Aids**

SPECIAL OFFER!



- Included in the price of the course is an SDK-85 kit which includes:*
- 3 MHz CPU (enhanced 8080)*
 - Keyboard—24 keys*
 - Display—6 digits*
 - Monitor ROM 2048 bytes*
 - RAM Memory 256 bytes*
 - 38 I/O lines*
 - Teletype interface*
 - Complete documentation*

SYSTEM

Table 1. Introduction to Microcomputers Course Outline

Microcomputer Concepts Workshop

The student will learn microcomputer terminology, run a microcomputer program, and gain insight in the development process and selecting the most appropriate microcomputer for an application.

Attendees: Project leaders, managers, administrative staff, or non-technical personnel who need a better understanding of microcomputer fundamental concepts.

<p>Day 1 Introduction Terminology SDK-85—Microcomputer Experiment iSBC Demonstration Development System Laboratory</p>	<p>Day 2 Review Single Chip Design Example iSBC Design Example Hardware/Software Tradeoffs</p>
---	---

Table 2. Microcomputer Concepts Workshop Course Outline

Development System Operations Workshop

This lab-intensive workshop teaches the student how to operate the Intellec Microcomputer Development System and the ISIS (Intel Systems Implementation Supervisor) disk operating system. Laboratory operations include editing data files, assembling and compiling programs, using relocation and linkage facilities, and identifying the correct documentation. This is not a programming course.

Attendees: A programmer who will be using the Intellec MDS. In addition, the technician, programmer-aid, or clerk who needs to operate the Intellec MDS can benefit from this course.

<p>Day 1 Introduction System Installation, Interconnections, Power-Up Utility Commands—COPY, DELETE, RENAME, DIR, ATTRIB</p> <p>Day 2 Review Edit—Build and Modify a File Compile Assemble</p>	<p>Day 3 Review Link/Locate Diagnostic Programs BASIC-80 Identify Manuals</p>
--	--

Table 3. Development System Operations Workshop Course Outline



COURSE DESCRIPTIONS

MCS-80/85 System Workshop

This workshop will prepare the student to design and develop a system using Intel 8080/8085 microprocessors by means of lectures, demonstrations, and laboratory "hands-on" experience with the Intel Microcom-

puter Development System and an in-circuit emulator. The course outline for this workshop is presented in Table 4.

Prerequisites: A knowledge of binary and hexadecimal number systems and basic logic functions is recommended.

<p>Day 1 Introduction a. Microprocessor System 1. Function 2. Organization 3. Programming b. Central Processor Overview 1. Functional Sections 2. Programming Model 3. Execution Sequence</p> <p>Assembly Language Instructions a. Input/Output b. Register/Memory Reference c. Arithmetic, Logical, Rotates</p> <p>Input/Output Techniques a. Programmed I/O b. Interrupt I/O c. Direct Memory Access</p> <p>Programmed Input/Output a. Status Request b. Command c. Data Transfer</p> <p>Development System a. Function b. System Monitor c. Disk Operating System</p> <p>Debugging With the System Monitor a. Break Points b. Examine Registers</p> <p>Laboratory a. Using the System Monitor b. Program Instruction Sequences c. Debugging and Break Points</p> <p>Day 2 Basic CPU Timing a. Instruction Fetch b. Bus Structure c. Read/Write Timing</p> <p>Subroutines a. Invocation b. Stack Memory c. Parameters</p> <p>Interrupt System a. Description b. RST Instruction c. Service Subroutines</p> <p>Disk Operating System Modules a. Macro Assembler b. Text Editor c. File Utility Commands</p> <p>Laboratory a. Using the Disk Operating System b. Program Assembly and Execution</p> <p>Day 3 Programming Techniques a. Branch Tables b. Direct Load/Store Instructions c. Special Purpose Instructions</p>	<p>8085 Timing a. Ready/Wait b. DMA/Hold</p> <p>8085 Interrupts a. RST 5.5, 6.5, 7.5 b. Trap c. RIM, SIM</p> <p>8080 vs. 8085 a. 8080 Chip Set 1. 8228/8238 System Controller 2. 8224 Clock Generator b. 8080 Bus Structure c. 8080 Instruction Timing</p> <p>Memory Interfacing a. RAM/ROM/PROM Address Decoding b. 8708 PROM/8185 RAM</p> <p>Laboratory a. Program Design Using Development System b. Program DEBUG Under Disk Operating System</p> <p>Day 4 8085 CPU Set a. 8085 Bus Structure b. 8355/8755 ROM/EPROM and I/O c. 8155 RAM/Timer and I/O</p> <p>I/O Design a. Memory-mapped b. 8255 Parallel Interface c. 8251 Serial Interface</p> <p>In-Circuit Emulator a. Prototype Development b. Resource Sharing c. Mapping Commands d. Utility Commands e. Debug Commands f. Emulation Syntax</p> <p>Laboratory a. Use of the In-Circuit Emulator for System Debugging</p> <p>Day 5 Relocation and Linkage a. ISIS-II LINK and LOCATE Commands b. Relocatable Libraries c. Parameter Passing d. System Design</p> <p>Macros Single Board Computers a. Use as a System Component b. Parallel I/O Options c. Serial I/O Options d. Interrupt System e. Family Boards</p>
---	---

Table 4. MCS-80/85 System Workshop Course Outline

PL/M-80 Language/Software Design Workshop

This workshop will prepare the student for designing, developing, and debugging modular PL/M-80 programs, by means of lectures, demonstrations, and laboratory "hands-on" experience with the Intellec Microcomputer

Development System and an in-circuit emulator. The course outline for this workshop is presented in Table 5.

Prerequisites: A knowledge of binary and hexadecimal number systems and basic logic functions is required. To attain maximum benefit from course presentation, some background in logic design and computer programming is recommended.

<p>Day 1 Introduction a. Preview of Course b. Overview of PL/M, Linking and Relocation c. Why use a High Level Language Definitions Symbols, Identifiers, Reserved Words, Comments, Data Elements, Expressions, Statements, Declarations Data Elements Variables, Subscripted Variables, Data Type, Constants Operators, Operations and Priorities Arithmetic and Boolean Evaluating Expressions Statements Redefine, Basic, Conditional Assignment a. Implement a Given Algorithm in PL/M Day 2 ISIS-II Disc Operating System a. Components of System ISIS-II File Structure a. System Files b. User Files c. Device Files d. Directory and File Attributes ISIS-II Commands a. CUSPS—Commonly Used System Programs b. Directory and Attribute Commands c. Rename and Delete Commands d. Creating System and User Discs ISIS-II Editor a. Definition of Terminology b. Invoking the Editor c. Editor Commands d. Editing Existing Files ISIS-II PL/M 80 Compiler a. Invoking PL/M b. Compiler Options ISIS-II Locate a. Invoking Locate Laboratory a. Introduction to ISIS-II Disc Operating System b. Creating a PL/M Source File c. Compiling a PL/M Program d. Locating and Executing a PL/M Program Day 3 Review Procedures a. Declaration b. Invocation</p>	<p>c. Program Construction Data References a. Based Variables b. Variable Equivalencing Blocks a. Concept and Use b. Scope of Declarations Predeclared Procedures a. TIME, MOVE, LENGTH, LAST and SIZE Procedures b. Type Transfers c. Shifts and Rotates The Memory Array and STACKPTR Variables Laboratory a. Compile and Locate Program b. Execute Program Day 4 Review Modular Implementation a. Compilation Modules b. Modular Programming ISIS-II Link a. Invoking Link b. Link Options c. Assembly Object Modules In-Circuit Emulator a. Definition b. System Overview 1. Memory and I/O Mapping 2. Breakpoint Capability 3. Dynamic Tracing 4. Control Block In-Circuit Emulator Software Driver a. Modes b. Commands System Debugging Examples System Demonstration Laboratory a. Locate b. Load and Emulate Using In-Circuit Emulator Day 5 Review Interrupt Procedures Reentrant Procedures ISIS-II Librarian a. Creating a Library b. Managing a Library 1. Adding Modules 2. Deleting Modules ISIS-II System Interfaces a. System Library Discussion of Selected Programs Laboratory a. Create a Library b. Link Object to a Library</p>
--	--

Table 5. PL/M-80 Language/Software Design Workshop Course Outline

MCS-86 System Workshop

This workshop will prepare the student to develop assembly language programs and design systems based on the Intel 8086 microprocessor through the use of lecture, demonstration, and laboratory "hands-on" experi-

ence with the SDK-86 and the Intel Microcomputer Development System. The course outline for this workshop is presented in Table 6.

Prerequisites: The student has programmed a computer in assembly language and, preferably, is familiar with the 8080/8085 microprocessor.

<p>Day 1</p> <p>Introduction</p> <p>a. Microcomputer system</p> <ol style="list-style-type: none"> 1. Function 2. Memory organization 3. Interfacing <p>b. Central processor overview</p> <ol style="list-style-type: none"> 1. Programming 2. Instruction format <p>Assembly Language Instruction</p> <p>a. Register and data operations</p> <ol style="list-style-type: none"> 1. 8-bit 2. 16-bit <p>b. I/O operations</p> <p>System Design Kit (SDK-86)</p> <ol style="list-style-type: none"> a. Demonstration b. Debugging <p>Laboratory</p> <ol style="list-style-type: none"> a. Using the SDK-86 <p>Day 2</p> <p>Review</p> <p>CPU Architecture</p> <ol style="list-style-type: none"> a. Addressing modes <p>Procedures</p> <ol style="list-style-type: none"> a. Invocation b. Stack management c. Parameters <p>Day 3</p> <p>Review</p> <p>8086 CPU</p> <ol style="list-style-type: none"> a. Block diagram b. Signal description <p>Interrupt System</p> <ol style="list-style-type: none"> a. Description b. Signal pins 	<p>8259A — Priority Interrupt Control Unit Development System</p> <ol style="list-style-type: none"> a. ISIS b. Editor c. Demonstration <p>Laboratory</p> <ol style="list-style-type: none"> a. Using the development system <p>Day 4</p> <p>Review</p> <p>Programming for Large Systems</p> <ol style="list-style-type: none"> a. Segmentation registers b. Assembler c. Linkage d. Locate <p>Laboratory</p> <ol style="list-style-type: none"> a. Assembler programming techniques <p>Programming</p> <ol style="list-style-type: none"> a. Arithmetic b. String operators <p>Day 5</p> <p>CPU Timing</p> <ol style="list-style-type: none"> a. Read cycle b. Memory access time c. Write cycle <p>8284 — Clock Generator</p> <p>8288 — Bus Controller</p> <p>8282/3 — Octal Latch</p> <p>8286/7 — Octal Transceiver</p> <p>Single Board Computer</p> <ol style="list-style-type: none"> a. Design example <p>Other 8086 Configurations</p> <p>Introduction to PL/M-86</p> <p>Application Techniques</p>
--	--

Table 6. MCS-86 System Workshop Course Outline

PL/M-86 Language/Software Design Workshop

This workshop will prepare the student for designing, developing, and debugging modular PL/M-86 programs using lecture, demonstration, and laboratory "hands-on" experience with the Intellec Microcomputer Devel-

opment System. The course outline for this workshop is presented in Table 7.

Prerequisites: A knowledge of binary and hexadecimal number systems and basic logic functions is required. To attain maximum benefit from course presentation, some background in logic design and computer programming is recommended.

<p>Day 1</p> <p>Introduction</p> <ol style="list-style-type: none"> a. Preview of course b. Overview of PL/M, linking and relocation c. Why use a high level language <p>Definitions</p> <ol style="list-style-type: none"> a. Symbols, identifiers, reserved words, comments, data elements, expressions, statements, declarations <p>Data Elements</p> <ol style="list-style-type: none"> a. Variables, subscripted variables, constants <p>Data Types</p> <ol style="list-style-type: none"> a. Logical, integer, real <p>Operators, Operations and Priorities</p> <ol style="list-style-type: none"> a. Arithmetic and boolean <p>Evaluating Expressions</p> <p>Statements</p> <ol style="list-style-type: none"> a. Redefine, basic, conditional <p>Assignment</p> <ol style="list-style-type: none"> a. Implement a given algorithm in PL/M <p>Day 2</p> <p>ISIS-II Disk Operating System</p> <ol style="list-style-type: none"> a. Components of system <p>ISIS-II File Structure</p> <ol style="list-style-type: none"> a. System files b. User files c. Device files d. Directory and file attributes <p>ISIS-II Commands</p> <ol style="list-style-type: none"> a. CUSPS — Commonly Used System Programs b. Directory and attribute commands c. Rename and delete commands d. Creating system and user disks <p>ISIS-II Editor</p> <ol style="list-style-type: none"> a. Definition of terminology b. Invoking the editor c. Editor commands d. Editing existing files <p>ISIS-II PL/M-86 Compiler</p> <ol style="list-style-type: none"> a. Invoking PL/M b. Compiler options <p>ISIS-II LOC-86</p> <ol style="list-style-type: none"> a. Invoking LOC-86 <p>Laboratory</p> <ol style="list-style-type: none"> a. Introduction to ISIS-II disk operating system b. Creating a PL/M source file c. Compiling a PL/M program d. Locating and executing a PL/M program <p>Day 3</p> <p>Review</p>	<p>Procedures</p> <ol style="list-style-type: none"> a. Declaration b. Invocation c. Program construction <p>Data References</p> <ol style="list-style-type: none"> a. Based variables b. Variable equivalencing c. Pointer type <p>Statement Labels</p> <p>Unconditional Transfers</p> <p>Blocks</p> <ol style="list-style-type: none"> a. Concept and use b. Scope of declarations c. Modular compilation d. Modular program <p>ISIS-II LINK-86</p> <ol style="list-style-type: none"> a. Invoking LINK-86 b. Link options c. Assembly object modules <p>Laboratory</p> <ol style="list-style-type: none"> a. Compile program modules b. Link and locate modules c. Execute program <p>Day 4</p> <p>Review</p> <p>ISIS-II LIB-86</p> <ol style="list-style-type: none"> a. Creating a library b. Managing a library <ol style="list-style-type: none"> 1. Adding modules 2. Deleting modules <p>String Operations</p> <ol style="list-style-type: none"> a. Move bytes or words b. Compare bytes or words c. Find bytes or words d. Skip bytes or words <p>The LOCKSET Procedure</p> <ol style="list-style-type: none"> a. Excluding mutual access <p>Laboratory</p> <ol style="list-style-type: none"> a. Create a library b. Link object to a library c. Locate <p>Day 5</p> <p>Review</p> <p>Interrupt Procedures</p> <p>Reentrant Procedures</p> <p>Predeclared Procedures</p> <ol style="list-style-type: none"> a. TIME, MOVE, LENGTH, LAST and SIZE procedures b. Type transfers c. Shifts and rotates <p>The Memory Array and STACKPTR Variables</p> <p>Discussion of Selected Programs</p> <p>Laboratory</p> <ol style="list-style-type: none"> a. Execution and debugging of selected programs
---	--

Table 7. PL/M-86 Language/Software Design Workshop Course Outline

MICROCOMPUTER TRAINING PROGRAMS

MCS-48 System Workshop

This workshop will prepare the student to design and develop a system using the Intel 8049 microprocessor, by means of lectures, demonstrations, and laboratory "hands-on" experience with the Intel Microcomputer Development System, the PROMPT-48, and an in-circuit

emulator. The course outline for this workshop is presented in Table 8.

Prerequisites: A knowledge of binary and hexadecimal number systems and basic logic functions is required. To attain maximum benefit from course presentation, some background in logic design or computer programming is recommended.

<p>Day 1 Orientation Introduction</p> <ol style="list-style-type: none"> a. Microprocessor System <ol style="list-style-type: none"> 1. Function 2. Organization 3. Programming b. 8048 Overview <ol style="list-style-type: none"> 1. Functional Sections 2. Programming Model 3. Execution Sequence <p>Assembly Language Instructions</p> <ol style="list-style-type: none"> a. I/O Instructions b. Data Move Instructions c. Increment/Decrement Instructions d. Branch Instructions e. Worksession No. 1 f. Accumulator Group Instructions <ol style="list-style-type: none"> 1. ADD/ADDC 2. Logicals <p>PROMPT-48</p> <ol style="list-style-type: none"> a. Function b. Operation <p>Laboratory Exercise</p> <ol style="list-style-type: none"> a. Program Entry and Execution Using PROMPT-48 <p>Day 2 Assembly Language Instructions</p> <ol style="list-style-type: none"> a. Accumulator Group Instructions <ol style="list-style-type: none"> 1. Flags 2. Rotates b. Specials (XCH, DA, SWAP) c. Worksession No. 2 d. Subroutines <ol style="list-style-type: none"> 1. Invocation 2. Stack Operation e. Interrupt System <ol style="list-style-type: none"> 1. Description 2. Service Subroutines 3. Multiple Source Systems <p>Development System</p> <ol style="list-style-type: none"> a. Function b. Disk Operating System <p>Text Editor and Macro Assembler</p> <ol style="list-style-type: none"> a. Function b. Operation <p>Laboratory Exercise</p> <ol style="list-style-type: none"> a. Bootstrap Procedures b. Create, Edit, and Assemble Source Program c. Execute Program <p>Day 3 System Timing</p> <ol style="list-style-type: none"> a. Basic Timing and Timer 	<ol style="list-style-type: none"> b. Bus Timing for Peripheral Devices <p>Peripherals and Design</p> <ol style="list-style-type: none"> a. Expanding Memory <ol style="list-style-type: none"> 1. Program Memory (1, 2K ROMs) 2. Data Memory (RAMs) b. Expanding Ports (8243) <ol style="list-style-type: none"> 1. Device Characteristics 2. Software Control of Ports c. Combination Chips <ol style="list-style-type: none"> 1. 8155 RAM and I/O Chip 2. 8355, 8755 ROM and I/O Chip d. Peripheral Interfacing (Parallel) <ol style="list-style-type: none"> 1. 8255 Parallel I/O 2. 8279 Keyboard and Display Interface <ul style="list-style-type: none"> —Keyboard Scanning Techniques —Display Refresh <p>Laboratory Exercise</p> <ol style="list-style-type: none"> a. Edit and Assemble Using DOS b. Execute Using PROMPT-48 <p>Day 4 Peripherals and Design</p> <ol style="list-style-type: none"> a. Peripheral Interfacing (Serial) <ol style="list-style-type: none"> 1. Transmission Formats 2. Asynchronous Operation 3. RS232C Interface <p>In-Circuit Emulator</p> <ol style="list-style-type: none"> a. Prototype Development b. Resource Sharing c. Commands <ol style="list-style-type: none"> 1. Mapping 2. Utility 3. Interrogation 4. Emulation <p>Laboratory Exercise</p> <ol style="list-style-type: none"> a. Use of the In-Circuit Emulator for System Debugging <p>Day 5 8048 Family</p> <ol style="list-style-type: none"> a. 8049 b. 8041 <ol style="list-style-type: none"> 1. 8041/8048 Difference 2. 8041 Slave/Master Protocol c. 8021 d. 8022 <p>Analog Interfacing</p> <ol style="list-style-type: none"> a. Successive Approximation A/D b. A/D, D/A Chips c. A/D Design <p>Laboratory</p>
--	--

Table 8. MCS-48 System Workshop Course Outline

RMX/80 Real-Time Multi-Tasking Executive System Workshop

This workshop will cover the concepts of multi-tasking, i.e., what a task is, concurrency of tasks, asynchronous events, priorities and scheduling, resource sharing, interrupts, and inter-task communication. Also included will be discussions on system design, writing tasks,

system generation, and debugging. The course outline for this workshop is presented in Table 9.

Prerequisites: Prior attendance at the PL/M-80 language/software design workshop. This may be satisfied with an equivalent knowledge of PL/M-80 language and compiler, ISIS-II utility facilities, ISIS-II relocation facilities, and modular systems programming.

<p>Day 1 Introduction What is RMX/80 a. Constituent Parts of the RMX/80 Product b. Overview of the RMX/80 Development Process Review of the Development Process a. Intel 8080/8085 Translators 1. Assembler 2. PL/M-80 Compiler b. ISIS-II Commands c. LINKing Task Modules with the RMX/80 Nucleus and Intel Provided Tasks d. LOCATEing the Final Module in an End Product Environment (Single Board Computer Modules) e. Debugging the Task Environment Real Time Asynchronous Event Processing a. Definition of Terminology b. Recognition of Asynchronous Events 1. Polling (Status Loop) 2. Preemption (Interrupt) c. The Single Unit Program 1. Status Environment 2. Interrupt Environment d. Program Execution 1. Sequential Processing 2. Concurrent Processing</p> <p>Day 2 RMX/80 Model a. Task 1. Single Unit Program b. Exchanges and Messages 1. SEND Function 2. WAIT Function c. Context Switching and Dispatching of Tasks d. A Sequential Model e. A Concurrent Model f. The Interrupt Exchange/Message RMX/80 Terminal Handler a. Message Formats b. Service Request Exchanges 1. Terminal Input (Line Edited) 2. Terminal Output c. Service Response Exchanges</p>	<p>Implementing an RMX Task(s) Module a. Translator INCLUDE option b. Creating a Task(s) Module c. RMX/80 System Creation d. Configuration Module e. System Generation Laboratory a. Implementation of Two Modules Day 3 Laboratory a. Implement Configuration Module and System Generation Use of In-Circuit Emulator to Emulate Task System Terminal Handler a. Line Edit Input b. Control Character Table c. Alarm Exchange—Alarm Message Type d. DEBUGGER and Wakeup Exchange DEBUGGER Task a. Configuration b. Invoking the DEBUGGER c. DEBUGGER Commands Day 4 RMX/80 Interrupt Processing a. Interrupt Exchanges b. Enabling and Disabling Interrupt Levels c. Software Priorities and Interrupt Masking d. User Defined Interrupt Handling Line Printer Driver Task Example a. Interrupt Handling 1. Using RMX/80 Model 2. User Defined Handler Laboratory a. Interrupt Handling Day 5 Disk File System a. Disk File System Services b. Add-on ISIS-II Services c. Configuration 1. Free Space Manager 2. Concurrent Operation d. File System Structure 1. Directory Format 2. File Data Format Laboratory a. Disk File System</p>
--	--

Table 9. RMX/80 Real-Time Multi-Tasking Executive System Workshop Course Outline



Advanced MCS-86 Assembly Language Workshop

This workshop will prepare the student to program the 8086 components in assembly language. The design and programming of large systems, use of Link, Locate, and Library, Input/Output controllers, and ICE-86 are included. This advanced course reviews material presented in the intermediate level MCS-86 System Workshop, and then proceeds to investigate these more advanced topics.

Prerequisite: MCS-86 System Workshop.

Length: 5 days

TOPICS INCLUDE:	
Review of Instruction Set	ICE-86
Assembler Directives	Reentrant Coding
Segmentation	Interrupt Structures
Programming of Input/Output	PL/M-86 Linkage
Controllers	iSBC 86/12

Table 10. Advanced MCS-86 Assembly Language Workshop Course Outline

iSBC Design Project

The class is divided into teams and implements a project from given specifications. The system is built using several iSBC boards and is tested under ICE-85 (In-Circuit Emulator). The use of multiple processors is explored, and modular software development is emphasized.

Attendee: System designer or programmer and a graduate of an Intel workshop who wants more laboratory experience with the ICE-85 development tool, or who wants to design with iSBC boards. (Maximum attendance is 12.)

Prerequisite: MCS-80/85 System or PL/M-80 Language/Software Design Workshops.


Length: 5 days

TOPICS INCLUDE:	
iSBC Board Line Review	Software Integration
Multibus Operation and Interfacing	ICE-85 Operation
Design Specifications	Semaphores and Multiprocessor
Project Team Organizations	Communication
Module Development	System Integration, Link/Locate
Module Documentation	System Testing and Evaluation

Table 11. iSBC Design Project Course Outline

REGISTRATION AND ADDITIONAL INFORMATION

Contact MCSD Training at Intel Corporation, Santa Clara, California 95051, (408) 987-8003 or your local Intel sales office.



Industrial Grade Products

INTEL INDUSTRIAL GRADE PRODUCTS

Intel's industrial grade components are designed for extended operating temperature ranges (– 40°C to + 85°C). They have been designed for reliable operation in severe industrial environments, and are fully tested and burned-in before delivery.

This section offers preliminary data sheets which include functional description, pin-out description and block diagram.

For copies of complete data sheets when available, contact Intel literature department, M/S 4-903, 3065 Bowers Avenue, Santa Clara, CA 95051

TABLE OF CONTENTS

I2114 1024 × 4-Bit Static RAM	13-3
I2708/I8708 8K UV Erasable PROM	13-4
I2716 16K(2K × 8) UV Erasable PROM	13-5
I8048/I8648/I8748/I8035 Single Component 8-Bit Microcomputer	13-6
I8155/I8156 2048-Bit Static MOS RAM With I/O Ports and Timer	13-7
I8212 8-Bit Input/Output Port	13-8
I8216/I8226 4-Bit Parallel Bidirectional Bus Driver	13-9
I8243 MCS-48 Input/Output Expander	13-10
I8251 Programmable Communication Interface	13-11
I8255A Programmable Peripheral Interface	13-12
I8259 Programmable Interrupt Controller	13-13
I8279 Programmable Keyboard/Display Interface	13-14
I8355 16,384-Bit ROM With I/O	13-15
I8755A-8 16,384-Bit EPROM With I/O	13-16




I2114 INDUSTRIAL GRADE 1024 x 4 BIT STATIC RAM

	2114-3	2114	2114L3	2114L
Max. Access Time (ns)	300	450	300	450
Max. Power Dissipation (mw)	575	575	410	410

- High Density 18 Pin Package
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- Industrial Temperature Range
- 40°C to + 85°C

The Intel® I2114 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The I2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The I2114 is placed in an 18-pin package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are OR-tied.





I2708/I8708* INDUSTRIAL GRADE 8K UV ERASABLE PROM


**ADVANCE
INFORMATION**
Characteristics are subject to change without notice

	Max. Power	Max. Access	Organization
I2708	800 mW	450 ns	1K x 8


- Industrial Grade Temperature Range: -40°C to +85°C
- Fast Access Time — 450 ns Max
- Static — No Clocks Required
- Data Inputs and Outputs TTL Compatible during both Read and Program Modes
- Three-State Outputs — OR-Tie Capability

The Intel® Industrial Grade I2708 is a 8192-bit ultraviolet light erasable and electrically reprogrammable EPROM, ideally suited where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatible during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures. The I2708 is fabricated with the N-channel silicon gate FAMOS technology and is available in a 24-pin dual in-line package.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS
O ₁ -O ₈	DATA OUTPUTS/INPUTS
CS/WE	CHIP SELECT/WRITE ENABLE INPUT

PIN CONNECTION DURING READ OR PROGRAM

MODE	PIN NUMBER							
	DATA I/O 9-11, 13-17	ADDRESS INPUTS 1-8, 22, 23	V _{SS} 12	PROGRAM 18	V _{DD} 19	CS/WE 20	V _{BB} 21	V _{CC} 24
READ	D _{OUT}	A _{IN}	GND	GND	+12	V _{IL}	-5	+5
DESELECT	HIGH IMPEDANCE	DON'T CARE	GND	GND	+12	V _{IH}	-5	+5
PROGRAM	D _{IN}	A _{IN}	GND	PULSED 26V	+12	V _{IHW}	-5	+5

INDUSTRIAL
GRADE



I2716 INDUSTRIAL GRADE 16K (2K x 8) UV ERASABLE PROM

**ADVANCE
INFORMATION**
Characteristics are subject to change without notice


- **Fast Access Time: 450 ns Max**
- **Industrial Grade Temperature Range: -40°C to +85°C**
- **Single +5V Power Supply**
- **Low Power Dissipation**
 - 603 mW Max. Active Power
 - 165 mW Max. Standby Power
- **Simple Programming Requirements**
 - Single Location Programming Programs with One 50 ms Pulse**
- **Inputs and Outputs TTL Compatible during Read and Program**
- **Completely Static**

The Intel® Industrial Grade I2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The I2716 operates from a single 5-volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical.

The I2716, with its single 5-volt supply and with an access time of 450 ns max, is ideal for use with the newer high performance industrial grade +5V microprocessors such as Intel's I8085 and I8086. The I2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 603 mW while the maximum standby power dissipation is only 165 mW, a 75% savings.

The I2716 has the simplest and fastest method yet devised for programming EPROMs—single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time—either individually, sequentially or at random, with the I2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.


PIN CONFIGURATION



MODE SELECTION

MODE \ PINS	CE/PGM (18)	OE (20)	Vpp (21)	VCC (24)	OUTPUTS (9-11, 13-17)
Read	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IH}	+25	+5	High Z

BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₁₀	ADDRESSES
CE/PGM	CHIP ENABLE/PROGRAM
OE	OUTPUT ENABLE
O ₀ -O ₇	OUTPUTS





I8048/I8648/I8748/I8035 INDUSTRIAL TEMPERATURE RANGE SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048 Mask Programmable ROM
- 8648 One-Time Factory Programmable EPROM
- 8748 User Programmable/Erasable EPROM
- 8035/8035L External ROM or EPROM
- -40°C to +85°C Operation

- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Interchangeable ROM and EPROM Versions
- Single 5V Supply
- 2.5 μ sec and 5.0 μ sec Cycle Versions: All instructions 1 or 2 Cycles
- Over 90 Instructions: 70% Single Byte
- 1K \times 8 ROM/EPROM
- 64 \times 8 RAM
- 27 I/O LINES
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals
- Single Level Interrupt


The Intel® 8048/8648/8748/8035 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8048 contains a 1K \times 8 program memory, a 64 \times 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS-80™/MCS-85™ peripherals. The 8035 is the equivalent of an 8048 without program memory. The 8035L has the RAM power-down mode of the 8048 while the 8035 does not. The 8648 is a one-time programmable (at the factory) 8748 which can be ordered as the first 25 pieces of a new 8048 ROM order. The substitution of 8648's for 8048's allows for very fast turnaround for initial code verification and evaluation units.


To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low cost, high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



INDUSTRIAL
GRADE



I8155/I8156

2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER


- Industrial Temperature Range (-40°C to +85°C)
- 256 Word x 8 Bits
- Single +5V Power Supply
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8 Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Multiplexed Address and Data Bus
- 40 Pin DIP

The I8155 and I8156 are RAM and I/O chips to be used in the MCS-85™ microcomputer system. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in I8085A CPU.


The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

PIN CONFIGURATION



BLOCK DIAGRAM



*: I8155 = \overline{CE} , I8156 = CE

INDUSTRIAL GRADE



I8212

8-BIT INPUT/OUTPUT PORT


- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- - 40°C to + 85°C Temp Range

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

Note: The specifications for the 3212 are identical with those for the 8212.


PIN CONFIGURATION



PIN NAMES

DI ₁ -DI ₈	DATA IN
DO ₁ -DO ₈	DATA OUT
DS ₁ , DS ₂	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM





I8216/8226

4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER


- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current — .25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count
- - 40°C to + 85°C Temp Range

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V V_{OH} , and for high capacitance terminated bus structures, the DB outputs provide a high 50mA I_{OL} capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in micro-computer systems.


PIN CONFIGURATION




PIN NAMES

DB ₀ -DB ₃	DATA BUS BIDIRECTIONAL
DI ₀ -DI ₃	DATA INPUT
DO ₀ -DO ₃	DATA OUTPUT
DIEN	DATA IN ENABLE DIRECTION CONTROL
CS	CHIP SELECT

LOGIC DIAGRAM 8216



LOGIC DIAGRAM 8226



INDUSTRIAL GRADE



I8243

MCS-48™ INPUT/OUTPUT EXPANDER


- -40°C to +85°C Operation
- Low Cost
- Simple Interface to MCS-48™ Microcomputers
- Four 4-Bit I/O Ports
- AND and OR Directly to Ports
- 24-Pin DIP
- Single 5V Supply
- High Output Drive
- Direct Extension of Resident 8048 I/O Ports

The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48™ family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.


The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.

PIN CONFIGURATION



BLOCK DIAGRAM






I8251

PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling.
- Industrial Grade Temperature Range – 40°C to + 85°C
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection — Parity, Overrun and Framing
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single +5V Supply
- Single TTL Clock

The Intel® I8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The I8251 is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TXEMPTY. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION




PIN NAMES

D ₇ -D ₀	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char. from 8080)

DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET/BD	Sync Detect/ Break Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
Vcc	+5 Volt Supply
GND	Ground

BLOCK DIAGRAM






I8255A PROGRAMMABLE PERIPHERAL INTERFACE

- Extended Temperature Range (-40°C to +85°C)
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 24 Programmable I/O Pins
- 40-Pin Dual In-Line Package
- Completely TTL Compatible
- Reduces System Package Count
- Improved Timing Characteristics
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A ₀ , A ₁	PORT ADDRESS
PA ₇ -PA ₀	PORT A (BIT)
PB ₇ -PB ₀	PORT B (BIT)
PC ₇ -PC ₀	PORT C (BIT)
V _{CC}	+5 VOLTS
GND	# VOLTS

8255A BLOCK DIAGRAM






I8259 PROGRAMMABLE INTERRUPT CONTROLLER

- MCS-86™ Compatible
- MCS-80/85™ Compatible
- Eight-Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- -40°C to +85°C Temp. Range

The Intel® 8259 Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry. It is packaged in a 28-pin DIP, uses NMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RD	READ INPUT
WR	WRITE INPUT
A ₀	COMMAND SELECT ADDRESS
CS	CHIP SELECT
CAS2-CAS0	CASCADE LINES
SP/EN	SLAVE PROGRAM INPUT/ENABLE
INT	INTERRUPT OUTPUT
INTA	INTERRUPT ACKNOWLEDGE INPUT
IR0-IR7	INTERRUPT REQUEST INPUTS

BLOCK DIAGRAM



INDUSTRIAL
GRADE



I8279


PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- Extended Temperature Range (-40°C to +85°C)
- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce
- Dual 8- or 16-Numerical Display
- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16X8 display RAM which can be organized into dual 16X4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.


PIN CONFIGURATION



PIN NAMES

DB0-7	I/O	DATA BUS (BI DIRECTIONAL)
CLK	I	CLOCK INPUT
RESET	I	RESET INPUT
CS	I	CHIP SELECT
RD	I	READ INPUT
WR	I	WRITE INPUT
A0	I	BUFFER ADDRESS
IRQ	O	INTERRUPT REQUEST OUTPUT
SL0-3	O	SCAN LINES
RL0-7	I	RETURN LINES
SHIFT	I	SHIFT INPUT
CNTL/STB	I	CONTROL/STROBE INPUT
OUT A0-3	O	DISPLAY (A) OUTPUTS
OUT B0-3	O	DISPLAY (B) OUTPUTS
BD	O	BLANK DISPLAY OUTPUT

LOGIC SYMBOL



INDUSTRIAL GRADE



I8355*

16,384-BIT ROM WITH I/O


*Directly Compatible with I8085A CPU

- Industrial Temperature Range (-40°C to +85°C)
- 2048 Words x 8 Bits
- Single +5V Power Supply
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP


The Intel® 8355 is a ROM and I/O chip to be used in the MCS-85™ microcomputer system. The ROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 400 ns to permit use with no wait states in the I8085A CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

PIN CONFIGURATION



BLOCK DIAGRAM





I8755A-8

16,384-BIT EPROM WITH I/O


- Directly Compatible with I8085A CPU

- Industrial Temperature Range (-40°C to +85°C)
- 2048 Words x 8 Bits
- Single +5V Power Supply (V_{CC})
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP


The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the MCS-85™ microcomputer system. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 750 ns to permit use with one wait state in a 3 MHz 8085A system.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.


PIN CONFIGURATION



BLOCK DIAGRAM



INDUSTRIAL GRADE



**Military
Products 14**

INTEL MILITARY PRODUCTS

In 1977, Intel qualified the first military microprocessor to MIL-M-38510. The JAN version of the industry standard 8080A is listed in QPL, Part I as M38510/42001BQB.

Intel also offers an extensive family of selected microprocessor and memory components for military/hi-rel applications. All standard military products are screened to full Level B requirements of MIL-STD-883B, Method 5004. Additionally, complete lot conformance testing is performed in accordance with MIL-STD-883B, Method 5005.

TABLE OF CONTENTS

M1702A	14-4
M2114	14-6
M2115A, M2125A	14-10
M2147	14-15
M2708	14-21
M2716	14-27
M3604A, M3624A	14-32
M3625A	14-34
M3636	14-37
M5101-4, M5101L-4	14-40
M8080A	14-43
M8212	14-48
M8214	14-53
M8216/M8226	14-56
M8224	14-59
M8228	14-63
M8251	14-68
M8255A	14-71
M8085A	14-74
M8155	14-87
M8257	14-98
M8259	14-105
M8048/M8748/M8035	14-110

MILITARY PRODUCT REQUIREMENTS

General Requirements	MIL-M-38510 Requirements	JAN (Level B)	883 (Level B)
CERTIFICATION			
A. Product Assurance Program Plan	Para. 3.4.1.2	X	N/A
B. Manufacturer's Certification	Para. 3.4.1.2.1	X	N/A
DEVICE QUALIFICATION	Para. 4.4	X	N/A
TRACEABILITY	Para. 3.4.6	X	N/A
COUNTRY OF MANUFACTURE	Para. 3.2.1	X	N/A
Screening Test Requirements	Screening Per Method 5004 of MIL-STD-883		
INTERNAL VISUAL	2010, Cond. B	100%	100%
STABILIZATION BAKE	1008, Cond. C (24 Hrs. @ 150°C)	100%	100%
TEMPERATURE CYCLING	1010, Cond. C (10 cycles - 65°C to + 150°C)	100%	100%
CONSTANT ACCELERATION	2001, Cond. D or E As Applicable	100%	100%
SEAL (HERMETICITY)	1014		
A. Fine	Cond. B (5 x 10 atm-cc/sec)	100%	100%
B. Gross	Cond. C		
PRE BURN-IN ELECTRICAL	Per Applicable Device Specification	100%	100%
BURN-IN	1015, Cond. C or F (160 Hrs. @ 125°C)	100%	100%
FINAL ELECTRICAL TESTS			
A. Static (@ 25°C, Min and Max Rated Temp)	Per Applicable Device Specification	100%	100%
B. Dynamic and Functional (@ 25°C)	Per Applicable Device Specification	100%	100%
EXTERNAL VISUAL	2009	100%	100%
Quality Conformance Inspection Tests	Per MIL-STD-883, Method 5005	JAN (Level B)	883 (Level B)
GROUP A Electrical Tests	Per Applicable Device Specification. Table I, Subgroups as Required	Every Inspection Lot	Every Inspection Lot
GROUP B Package Function and Mechanical Tests	Per Table IIb, Subgroups 1-3	Every 6 Weeks	Every 6 Weeks
GROUP C Die Related Tests	Per Table III, Subgroups 1 and 2	Every 12 Weeks	Every 12 Weeks
GROUP D Package Related Tests	Per Table IV, Subgroups 1-5	Every 6 Months	Every 6 Months



M1702A


2K (256 × 8) UV ERASABLE PROM

−55°C to +100°C OPERATION

EXTENDED
TEMP. RANGE

- Fast Access Time: Max. 850ns
- Completely Static
- Inputs and Outputs DTL and TTL Compatible
- All 2048 Bits Factory Tested Prior to Shipment
- Three-State Output
- 24 Pin Dip

The Intel® M1702A is a 256-word by 8-bit ultraviolet light erasable and electrically reprogrammable EPROM which is specified over the −55°C to +100°C temperature range. The M1702A has a transparent lid which allows the user to expose the M1702A to UV light to erase the bit pattern. A new pattern can then be written into the device.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias −65°C to 110°C
 Storage Temperature −65°C to +125°C
 Soldering Temperature of Leads (10 sec) +300°C
 Power Dissipation 2 Watts
 Read Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} +0.5V to −20V
 Program Operation: Input Voltages and Supply
 Voltages with respect to V_{CC} −48V

*COMMENT
 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS T_A = −55°C to 100°C, V_{CC} = +5V ±10%, V_{DD} = −9V ±10%, V_{GG} = −9V ±10% unless otherwise noted.

Symbol	Test	Min.	Typ.[1]	Max.	Unit	Conditions
I _{LI}	Address and Chip Select Input Load Current			10	μA	V _{IN} = 0.0V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 0.0V, $\overline{CS} = V_{IH2}$
I _{DD1} [1]	Power Supply Current		35	50	mA	$\overline{CS} = V_{IH2}$, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD2}	Power Supply Current		32	46	mA	$\overline{CS} = 0.0V$, I _{OL} = 0.0mA, T _A = 25°C, Continuous
I _{DD3}	Power Supply Current		38	65	mA	$\overline{CS} = V_{IH2}$, I _{OL} = 0.0mA, T _A = −55°C, Continuous
I _{CF}	Output Clamp Current		8	11	mA	V _{OUT} = −1.0V, T _A = −55°C, Continuous
I _{GG}	Gate Supply Current			10	μA	
V _{IL1}	Input Low Voltage for TTL Interface	−1		0.65	V	
V _{IL2}	Input Low Voltage for MOS Interface	V _{DD}		V _{CC} −6	V	
V _{IH1}	Address Input High Voltage	V _{CC} −2		V _{CC} +0.3	V	
V _{IH2}	Chip Select Input High Voltage	V _{CC} −1.5		V _{CC} +0.3	V	
I _{OL}	Output Sink Current	1.6	4		mA	V _{OUT} = 0.45V
I _{OH}	Output Source Current	−2.0			mA	V _{OUT} = 0.0V
V _{OL}	Output Low Voltage		−3	0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	3.5	4.5		V	I _{OH} = −200μA

Note 1. Typical values are at nominal voltages and T_A = 25°C.

EXTENDED
TEMP. RANGE

A.C. CHARACTERISTICS

$T_A = -55^\circ\text{C}$ to 100°C , $V_{CC} = +5\text{V} \pm 10\%$, $V_{DD} = -9\text{V} \pm 10\%$, $V_{GG} = -9\text{V} \pm 10\%$ unless otherwise noted.

Symbol	Test	Limits		Unit
		Min.	Max.	
Freq.	Repetition Rate		1.2	MHz
t_{OH}	Previous Read Data Valid		0.1	μs
t_{ACC}	Address to Output Delay		0.85	μs
t_{CS}	Chip Select Delay		0.5	μs
t_{CO}	Output Delay From \overline{CS}		0.35	μs
t_{OD}	Output Deselect		0.3	μs

CAPACITANCE * $T_A = 25^\circ\text{C}$

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C_{IN}	Input Capacitance	8	15	pF	$V_{IN} = V_{CC}$ $\overline{CS} = V_{CC}$ All unused pins are at A.C. ground
C_{OUT}	Output Capacitance	10	15	pF	

*This parameter is sampled and is not 100% tested.


SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes: 0 to 4V; $t_R, t_F \leq 50\text{ ns}$

Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{PD} \leq 15\text{ ns}$), $C_L = 15\text{ pF}$

A) READ OPERATION



B) DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION



ERASING AND PROGRAMMING PROCEDURE

The erasing and programming procedure of the M1702A is the same as the 0°C to 70°C 1702A. The procedure is described in the Data Catalog PROM/ROM Programming Instructions section.

M2114 1024 x 4 BIT STATIC RAM


	2114-3	2114	2114L3	2114L
Max. Access Time (ns)	300	450	300	450
Max. Power Dissipation (mw)	575	575	410	410

- **High Density 18 Pin Package**
 - **Identical Cycle and Access Times**
 - **Single +5V Supply**
 - **No Clock or Timing Strobe Required**
 - **Completely Static Memory**
- **Directly TTL Compatible: All Inputs and Outputs**
 - **Common Data Input and Output Using Three-State Outputs**
 - **Military Temperature Range -55°C to +125°C**


The Intel® M2114 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using N-channel Silicon-Gate MOS technology. It uses fully DC stable (static) circuitry throughout — in both the array and the decoding — and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The M2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The M2114 is placed in an 18-pin package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are OR-tied.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

$A_0 - A_9$	ADDRESS INPUTS	V_{CC} POWER (+5V)
\overline{WE}	WRITE ENABLE	GND GROUND
\overline{CS}	CHIP SELECT	
$I/O_1 - I/O_4$	DATA INPUT/OUTPUT	

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +150°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.0W
D.C. Output Current	5mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

T_A = -55°C to +125°C, V_{CC} = 5V ± 10%, unless otherwise noted.

SYMBOL	PARAMETER	M2114, M2114-3			M2114L3, M2114L3			UNIT	CONDITIONS
		Min.	Typ. ^[1]	Max.	Min.	Typ. ^[1]	Max.		
I _{LI}	Input Load Current (All Input Pins)			10			10	μA	V _{IN} = 0 to 5.5V
I _{LO}	I/O Leakage Current			10			10	μA	C _S = 2.4V, V _{I/O} = 0.4V to V _{CC}
I _{CC1}	Power Supply Current		80	95			65	mA	V _{IN} = 5.5V, I _{I/O} = 0 mA, T _A = 25°C
I _{CC2}	Power Supply Current			105			75	mA	V _{IN} = 5.5V I _{I/O} = 0 mA, T _A = -55°C
V _{IL}	Input Low Voltage	-0.5		0.8	-0.5		0.8	V	
V _{IH}	Input High Voltage	2.0		6.0	2.0		6.0	V	
I _{OL}	Output Low Current	2.1	6.0		2.1	6.0		mA	V _{OL} = 0.4V
I _{OH}	Output High Current	-1.0	-1.4		-1.0	-1.4		mA	V _{OH} = 2.4V
I _{OS} ^[2]	Output Short Circuit Current			40			40	mA	

NOTE: 1. Typical values are for T_A = 25°C and V_{CC} = 5.0V.
2. Duration not to exceed 30 seconds.

CAPACITANCE

T_A = 25°C, f = 1.0 MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS
C _{I/O}	Input/Output Capacitance	5	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance	5	pF	V _{IN} = 0V

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0.8 Volt to 2.0 Volt
Input Rise and Fall Times	10 nsec
Input and Output Timing Levels	1.5 Volts
Output Load	1 TTL Gate and C _L = 100 pF

TEST NOTE: This circuit employs a self starting oscillator and a charge pump which require a certain amount of time after POWER ON to start functioning properly. This M2114 circuit is conservatively specified as requiring 500 μsec after V_{CC} reaches its specified limits (4.50V).



PRELIMINARY
 Notice: This is not a final specification. Some parameters and limits are subject to change.

A.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.

READ CYCLE [1]

SYMBOL	PARAMETER	M2114, M2114L		M2114-3, M2114L3		UNIT
		Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	450		300		ns
t_A	Access Time		450		300	ns
t_{CO}	Chip Selection to Output Valid		120		100	ns
t_{CX}	Chip Selection to Output Active	20		20		ns
t_{ODT}	Output 3-state from Deselection		100		80	ns
t_{OHA}	Output Hold from Address Change	50		50		ns

WRITE CYCLE [2]


SYMBOL	PARAMETER	M2114, M2114L		M2114-3, M2114L3		UNIT
		Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	450		300		ns
t_W	Write Time	200		150		ns
t_{WR}	Write Release Time	0		0		ns
t_{OTW}	Output 3-state from Write		100		80	ns
t_{DW}	Data to Write Time Overlap	200		150		ns
t_{DH}	Data Hold From Write Time	0		0		ns

NOTES:

1. A Read occurs during the overlap of a low \overline{CS} and a high \overline{WE} .
2. A Write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .

WAVEFORMS


READ CYCLE ③



NOTES:

- ③ \overline{WE} is high for a Read Cycle.
- ④ If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition, the output buffers remain in a high impedance state.
- ⑤ \overline{WE} must be high during all address transitions.


WRITE CYCLE




PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TYPICAL D.C. AND A.C. CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE




NORMALIZED POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE



OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE





M2115A, M2125A FAMILY HIGH SPEED 1K X 1 BIT STATIC RAM

MILITARY TEMP.

	M2115AL, M2125AL	M2115A, M2125A
Max. T _{AA} (ns)	75	55
Max. I _{CC} (mA)	75	125


- HMOS Technology
- Low Operating Power Dissipation
413mW (M2115AL, M2125AL)
- Fast Access Time Over -55°C to 125°C
— 55ns Maximum (M2115A, M2125A)
- Single 5V Supply with ±10% Tolerance
- TTL Inputs and Output
- Uncommitted Collector (M2115A, M2115AL) and Three State (M2125A, M2125AL) Output
- Non-Inverting Data Output
- Hermetic 16 Pin Dual In-Line Package

The Intel® M2115A and M2125A families are fully static, random access memories (RAMs) organized as 1024 words by 1 bit, which operate over a -55°C to +125°C ambient temperature range. Both open collector (M2115A) and three-state (M2125A) outputs are available. The M2115A and M2125A use fully DC stable (static) circuitry throughout in both the array and the decoding, and, therefore, require no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.


The M2115AL and M2125AL are ideal for high-performance systems where speed and power dissipation are significant design considerations. They have a maximum access time of 75 ns, while power dissipation is only 413 mW maximum. The M2115A and M2125A at 55 ns maximum should be considered for applications in which speed is a primary design objective.

The devices are directly TTL compatible in all respects: inputs, outputs and a single +5V supply. A separate chip select lead allows easy selection of an individual package when outputs are OR-tied.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

CS	CHIP SELECT
A ₀ TO A ₉	ADDRESS INPUTS
WE	WRITE ENABLE
D _{IN}	DATA INPUT
D _{OUT}	DATA OUTPUT

BLOCK DIAGRAM



TRUTH TABLE

INPUTS		OUTPUT 2115A FAMILY	OUTPUT 2125A FAMILY	MODE
CS	WE	D _{OUT}	D _{OUT}	
H	X	HIGH Z	HIGH Z	NOT SELECTED
L	L	HIGH Z	HIGH Z	WRITE "0"
L	L	HIGH Z	HIGH Z	WRITE "1"
L	H	D _{OUT}	D _{OUT}	READ

MILITARY TEMP.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +135°C
Storage Temperature	-65°C to +150°C
All Output or Supply Voltages.	-0.5V to +7V
All Input Voltages	-0.5V to +6V
D.C. Output Current	20 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS^[1,2]
 $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$

Symbol	Test	Min.	Typ.	Max.	Unit	Conditions
V_{OL1}	M2115A, M2115AL Output Low Voltage			0.45	V	$I_{OL} = 10 \text{ mA}$
V_{OL2}	M2125A, M2125AL Output Low Voltage			0.45	V	$I_{OL} = 5 \text{ mA}$
V_{IH}	Input High Voltage	2.1			V	
V_{IL}	Input Low Voltage			0.8	V	
I_{IL}	Input Low Current		-0.1	-40	μA	$V_{CC} = \text{Max.}, V_{IN} = 0.4\text{V}$
I_{IH}	Input High Current		0.1	40	μA	$V_{CC} = \text{Max.}, V_{IN} = 4.5\text{V}$
I_{CEX}	M2115A, M2115AL Output Leakage Current		0.1	100	μA	$V_{CC} = \text{Max.}, V_{OUT} = 4.5\text{V}$
$ I_{OFF} $	M2125A, M2125AL Output Leakage Current (High Z)		0.1	50	μA	$V_{CC} = \text{Max.}, V_{OUT} = 0.5\text{V}/2.4\text{V}$
$I_{OS}^{[3]}$	M2125A, M2125AL Current Short Circuit to Ground			-100	mA	$V_{CC} = \text{Max.}$
V_{OH}	M2115A, M2115AL Output High Voltage	2.4			V	$I_{OH} = -3.2 \text{ mA}$
I_{CC1}	M2115AL, M2125AL Power Supply Current		60	75	mA	All Inputs Grounded, Output Open
I_{CC2}	M2115A, M2125A Power Supply Current		100	125	mA	All Inputs Grounded, Output Open

NOTES:

- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperature are:

$$\theta_{JA} \text{ (@ } 400 \text{ fpm air flow)} = 45^\circ\text{C/W}$$

$$\theta_{JA} \text{ (still air)} = 60^\circ\text{C/W}$$

$$\theta_{JC} = 25^\circ\text{C/W}$$

- Typical limits are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$ and maximum loading.
- Duration of short circuit current should not exceed 1 second.

MILITARY TEMP.

M2115AL, M2115A A.C. CHARACTERISTICS^[1,2] $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$



READ CYCLE

Symbol	Test	M2115AL Limits			M2115A Limits			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{ACS}	Chip Select Time	5		45	5		45	ns
t_{RCS}	Chip Select Recovery Time			50			35	ns
t_{AA}	Address Access Time		40	75		35	55	ns
t_{OH}	Previous Read Data Valid After Change of Address	10			10			ns


WRITE CYCLE

Symbol	Test	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
t_{WS}	Write Enable Time			45			35	ns
t_{WR}	Write Recovery Time	0		50	0		35	ns
t_W	Write Pulse Width	55	10		40	10		ns
t_{WSD}	Data Setup Time Prior to Write	5	-5		5	-5		ns
t_{WHD}	Data Hold Time After Write	5	0		5	0		ns
t_{WSA}	Address Setup Time	15	0		5	0		ns
t_{WHA}	Address Hold Time	5	0		5	0		ns
t_{WSCS}	Chip Select Setup Time	5	0		5	0		ns
t_{WHCS}	Chip Select Hold Time	5	0		5	0		ns


A.C. TEST CONDITIONS




READ CYCLE



PROPAGATION DELAY FROM CHIP SELECT



WRITE CYCLE



(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)

MILITARY TEMP.

M2125AL, M2125A A.C. CHARACTERISTICS^[1,2] $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$



READ CYCLE

Symbol	Test	M2125AL Limits			M2125A Limits			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{ACS}	Chip Select Time	5		45	5		45	ns
t_{ZRCS}	Chip Select to HIGH Z			50			35	ns
t_{AA}	Address Access Time		40	75		25	55	ns
t_{OH}	Previous Read Data Valid After Change of Address	10			10			ns


WRITE CYCLE

Symbol	Test	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
t_{ZWS}	Write Enable to HIGH Z			45			35	ns
t_{WR}	Write Recovery Time	0		50	0		35	ns
t_W	Write Pulse Width	55	10		40	10		ns
t_{WSD}	Data Setup Time Prior to Write	5	-5		5	-5		ns
t_{WHD}	Data Hold Time After Write	5	0		5	0		ns
t_{WSA}	Address Setup Time	15	0		5	0		ns
t_{WHA}	Address Hold Time	5	0		5	0		ns
t_{WSCS}	Chip Select Setup Time	5	0		5	0		ns
t_{WHCS}	Chip Select Hold Time	5	0		5	0		ns


A.C. TEST CONDITIONS



READ CYCLE




PROPAGATION DELAY FROM CHIP SELECT




(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)

WRITE CYCLE




MILITARY TEMP.


M2125AL, M2125A WRITE ENABLE TO HIGH Z DELAY



LOAD 1



M2125AL, M2125A PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



(All t_{ZXXX} parameters are measured at a delta of 0.5V from the logic level and using Load 1.)


CAPACITANCE* $V_{CC} = 5V, f = 1\text{ MHz}, T_A = 25^\circ\text{C}$

Symbol	Test	M2115AL, M2115A Limits		M2125AL, M2125A Limits		Units	Test Conditions
		Typ.	Max.	Typ.	Max.		
C_I	Input Capacitance	3	5	3	5	pF	All Inputs = 0V, Output Open
C_O	Output Capacitance	5	8	5	8	pF	CS = 5V, All other inputs = 0V, Output Open


*This parameter is periodically sampled and is not 100% tested.

TYPICAL CHARACTERISTICS


I_{CC} vs. TEMPERATURE



I_{CC} vs. V_{CC}



ACCESS TIME vs. TEMPERATURE



MILITARY

M2147 4096 X 1 BIT STATIC RAM

	M2147
Max. Access Time (ns)	85
Max. Active Current (mA)	180
Max. Standby Current (mA)	30


- H MOS Technology
- Completely Static Memory — No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- ±10% Power Supply Tolerance
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible — All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Full Military Temperature Range

The Intel® M2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit using H MOS, a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the military user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.


\overline{CS} controls the power-down feature. In less than a cycle time after \overline{CS} goes high — deselection the M2147 — the part automatically reduces its power requirements and remains in this low power standby mode as long as \overline{CS} remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The M2147 is placed in an 18-pin package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

A ₀ –A ₁₁	ADDRESS INPUTS	V _{CC}	POWER (+5V)
WE	WRITE ENABLE	GND	GROUND
CS	CHIP SELECT		
D _{IN}	DATA INPUT		
D _{OUT}	DATA OUTPUT		

TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
H	X	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	H	READ	D _{OUT}	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-65°C to +135°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-1.5V to +7V
Power Dissipation	1.2W
D.C. Output Current	20 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS⁽¹⁾

T_A = -55°C to +125°C, V_{CC} = +5V±10%, unless otherwise specified

Symbol	Parameter	Min.	M2147 Typ. ^[2]	Max.	Unit	Test Conditions ³
I _{LI}	Input Load Current (All Input Pins)		0.01	10	μA	V _{CC} = MAX., V _{IN} = GND to V _{CC}
I _{LO}	Output Leakage Current		0.1	50	μA	$\overline{CS} = V_{IH}$, V _{CC} = Max., V _{OUT} = GND to 4.5V
I _{CC}	Operating Current		120	160	mA	T _A =25°C, V _{CC} =Max., $\overline{CS}=V_{IL}$ Outputs Open
				180	mA	T _A =-55°C
I _{SB}	Standby Current		18	30	mA	V _{CC} =Min. to Max., $\overline{CS}=V_{IH}$
I _{PO} ^[3]	Peak Power On Current		35	70	mA	V _{CC} =GND to V _{CC} Min., \overline{CS} =Lower of V _{CC} or V _{IH} Min.
V _{IL}	Input Low Voltage	-1.0		0.8	V	
V _{IH}	Input High Voltage	2.0		6.0	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 5mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -1.0mA
I _{OS} ^[4]	Output Short Circuit Current	-150		150	mA	V _{OUT} = GND to V _{CC}

Notes:

- The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
- Typical limits are at V_{CC} = 5V, T_A = +25°C, and specified loading.
- I_{CC} exceeds I_{SB} maximum during power on, as shown in Graph 7. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected; otherwise, power-on current approaches I_{CC} active.
- Duration not to exceed 30 seconds.

A.C. TEST CONDITIONS

Input Pulse Levels	GND to 3.5 Volts
Input Rise and Fall Times	10 nsec
Input and Output Timing Reference Levels	1.5 Volts
Output Load	See Figure 1




Figure 1. Output Load

CAPACITANCE

T_A = 25°C, f = 1.0MHz^[5]

Symbol	Parameter	Max.	Unit	Conditions
C _{IN}	Input Capacitance	5	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	6	pF	V _{OUT} = 0V

Note 5. This parameter is sampled and not 100% tested.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

A.C. CHARACTERISTICS


T_A = -55°C to +125°C, V_{CC} = +5V±10%, unless otherwise specified

READ CYCLE


Symbol	Parameter	M2147		Unit	Test Conditions
		Min.	Max.		
t _{RC}	Read Cycle Time	85		ns	
t _{AA}	Address Access Time		85	ns	
t _{ACS1}	Chip Select Access Time		85	ns	Note 1
t _{ACS2}	Chip Select Access Time		100	ns	Note 2
t _{OH}	Output Hold from Address Change	5		ns	
t _{LZ}	Chip Selection to Output in Low Z	10		ns	
t _{HZ}	Chip Deselection to Output in High Z	0	40	ns	
t _{PU}	Chip Selection to Power Up Time	0		ns	
t _{PD}	Chip Deselection to Power Down Time		30	ns	

WAVEFORMS

READ CYCLE NO. 1 [3,4]



READ CYCLE NO. 2 [3,5]



- Notes: 1. Chip deselected for greater than 55ns prior to selection.
- 2. Chip deselected for a finite time that is less than 55ns prior to selection. (If the deselect time is 0ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)
- 3. WE is high for Read Cycles.
- 4. Device is continuously selected, CS-bar = V_{IL}.
- 5. Addresses valid prior to or coincident with CS-bar transition low.

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.


A.C. CHARACTERISTICS (Continued)

WRITE CYCLE


Symbol	Parameter	M2147		Unit	Test Conditions
		Min.	Max.		
t _{wc}	Write Cycle Time	85		ns	
t _{cw}	Chip Selection to End of Write	70		ns	
t _{aw}	Address Valid to End of Write	70		ns	
t _{as}	Address Setup Time	0		ns	
t _{wp}	Write Pulse Width	55		ns	
t _{wr}	Write Recovery Time	15		ns	
t _{dw}	Data Valid to End of Write	35		ns	
t _{dh}	Data Hold Time	10		ns	
t _{wz}	Write Enabled to Output in High Z	0	50	ns	
t _{ow}	Output Active from End of Write	0		ns	

WAVEFORMS

WRITE CYCLE #1 (\overline{WE} CONTROLLED)



WRITE CYCLE #2 (\overline{CS} CONTROLLED)




Note: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TYPICAL D.C. AND A.C. CHARACTERISTICS


GRAPH 1
 SUPPLY CURRENT VS. SUPPLY VOLTAGE




GRAPH 2
 SUPPLY CURRENT VS. AMBIENT TEMPERATURE




GRAPH 3
 OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE




GRAPH 4
 NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




GRAPH 5
 NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE




GRAPH 6
 OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




GRAPH 7
 TYPICAL POWER-ON CURRENT VS. POWER SUPPLY VOLTAGE



GRAPH 8
 ACCESS TIME CHANGE VS. INPUT VOLTAGE



GRAPH 9
 ACCESS TIME CHANGE VS. OUTPUT LOADING



PRELIMINARY

Notice: This document contains preliminary information. Parameters and specifications are subject to change without notice.

DEVICE DESCRIPTION

The M2147 is produced with HMOS, a new high-performance MOS technology which incorporates on-chip substrate bias generation combined with device scaling to achieve high-performance. The speed-power product of this process has been measured at 1pj, approximately four times better than previous MOS processes.

This process, combined with new design ideas, gives the M2147 its unique features. High speed, low power and ease-of-use have been obtained in a single part. The low-power feature is controlled with the Chip Select input, which is not a clock and does not have to be cycled. Multiple read or write operations are possible during a single select period. Access times are equal to cycle times, resulting in a data rate of 11.8 MHz. This is considerably higher performance than for clocked static designs.

Whenever the M2147 is deselected, it automatically reduces its power requirements to a fraction of the active power, as shown in Figure 1. This is achieved by switching off the power to unnecessary portions of the internal peripheral circuitry. This feature adds up to significant system power savings. The average power per device declines as system size grows because a continually higher portion of the memory is deselected. Device power dissipation asymptotically approaches the standby power level, as shown in Figure 2.




FIGURE 1. i_{CC} WAVEFORM.




FIGURE 2. AVERAGE DEVICE DISSIPATION VS. MEMORY SIZE.

There is no functional constraint on the amount of time the M2147 is deselected. However, there is a relationship between deselect time and Chip Select access time. With no compensation, the automatic power switch would cause an increase in Chip Select access time, since some time is lost in repowering the device upon selection. A feature of the M2147 design is its ability to compensate for this loss. The amount of compensation is a function of deselect time, as shown in Figure 3. For short deselect times, Chip Select access time becomes slower than address access time, since full compensation typically requires 40ns. For longer deselect times, Chip Select access time actually becomes faster than address access time because the compensation more than offsets the time lost in powering up. The spec accounts for this characteristic by specifying two Chip Select access times, t_{ACS1} and t_{ACS2} .




FIGURE 3. t_{ACS} VS. DESELECT TIME.

The power switching characteristic of the M2147 requires more careful decoupling than would be required of a constant power device. It is recommended that a 0.1 μ F to 0.3 μ F ceramic capacitor be used on every other device, with a 22 μ F to 47 μ F bulk electrolytic decoupler every 16 devices. The actual values to be used will depend on board layout, trace widths and duty cycle. Power supply gridding is recommended for PC board layout. A very satisfactory grid can be developed on a two-layer board with vertical traces on one side and horizontal traces on the other, as shown in Figure 4.




FIGURE 4. PC LAYOUT.

Terminations are recommended on input signal lines to the M2147 devices. In high speed systems, fast drivers can cause significant reflections when driving the high impedance inputs of the M2147. Terminations may be required to match the impedance of the line to the driver. The type of termination used depends on designer preference and may be parallel resistive or resistive-capacitive. The latter reduces terminator power dissipation.



EXTENDED
TEMP. RANGE

M2708 8K (1K x 8) UV ERASABLE PROM


- **Extended Temperature Range:**
- 55°C to 100°C
- **Fast Programming:** Typ. 100 sec. For All 8K Bits
- **Low Power During Programming**
- **Access Time:** 450 ns Max.
- **Standard Power Supplies:**
+ 12V, + 5V, - 5V
- **Static: No Clocks Required**
- **Inputs and Outputs TTL Compatible During Both Read and Program Modes**
- **Three-State Output: OR-Tie Capability**
- **Hermetic Package: 24 Pin DIP**

The Intel M2708 is a high speed 8192 bit erasable and electrically reprogrammable ROM (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The M2708 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

The M2708 is fabricated with the time proven N-channel silicon gate technology.


PIN CONFIGURATION



PIN NAMES

A ₀ -A ₉	ADDRESS INPUTS
O ₁ -O ₈	DATA OUTPUTS
CS/WE	CHIP SELECT/WRITE ENABLE INPUT

BLOCK DIAGRAM



PIN CONNECTION DURING READ OR PROGRAM

MODE	PIN NUMBER							
	DATA I/O 9-11, 13-17	ADDRESS INPUTS 1-8, 22, 23	V _{SS} 12	PROGRAM 18	V _{DD} 19	CS/WE 20	V _{BB} 21	V _{CC} 24
READ	D _{OUT}	A _{IN}	GND	GND	+12	V _{IL}	-5	+5
DESELECT	HIGH IMPEDANCE	DON'T CARE	GND	GND	+12	V _{IH}	-5	+5
PROGRAM	D _{IN}	A _{IN}	GND	PULSED V _{IHP}	+12	V _{IHW}	-5	+5

Absolute Maximum Ratings *

Temperature Under Bias	-65°C to 110°C
Storage Temperature	-65°C to +125°C
V _{DD} With Respect to V _{BB}	+20V to -0.3V
V _{CC} and V _{SS} With Respect to V _{BB}	+15V to -0.3V
All Input or Output Voltages With Respect to V _{BB} During Read	+15V to -0.3V
CS/WE Input With Respect to V _{BB} During Programming	+20V to -0.3V
Program Input With Respect to V _{BB}	+35V to -0.3V
Power Dissipation	1.8W

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. and Operating Characteristics


T_A = -55°C to 100°C, V_{CC} = +5V ±10%, V_{DD} = +12V ±10%, V_{BB}^[1] = -5V ±10%, V_{SS} = 0V, unless otherwise noted.

Symbol	Parameter	Min.	Typ. ^[2]	Max.	Unit	Conditions
I _{LI}	Address and Chip Select Input Sink Current		1	10	μA	V _{IN} = 5.5 V or V _{IN} = V _{IL}
I _{LO}	Output Leakage Current		1	10	μA	V _{OUT} = 5.5 V, CS/WE = 5V
I _{DD} ^[3]	V _{DD} Supply Current		50	80	mA	Worst Case Supply Currents: All Inputs High CS/WE = 5V; T _A = -55°C
I _{CC} ^[3]	V _{CC} Supply Current		6	15	mA	
I _{BB} ^[3]	V _{BB} Supply Current		30	60	mA	
V _{IL}	Input Low Voltage	V _{SS}		0.65	V	
V _{IH}	Input High Voltage	3.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 1.6mA
V _{OH1}	Output High Voltage	3.7			V	I _{OH} = -100μA
V _{OH2}	Output High Voltage	2.4			V	I _{OH} = -1mA
P _D	Power Dissipation			750	mW	T _A = 100°C


- NOTES:**
- V_{BB} must be applied prior to V_{CC} and V_{DD}. V_{BB} must also be the last power supply switched off.
 - Typical values are for T_A = 25°C and nominal supply voltages.
 - The total power dissipation of the 2704/2708 is specified at 750mW. It is not calculated by summing the various currents (I_{DD}, I_{CC}, and I_{BB}) multiplied by their respective voltages since current paths exist between the various power supplies and V_{SS}. The I_{DD}, I_{CC}, and I_{BB} currents should be used to determine power supply capacity only.

Typical D.C. Characteristics


I_{BB} CURRENT VS. TEMPERATURE



I_{DD} CURRENT VS. TEMPERATURE



I_{CC} CURRENT VS. TEMPERATURE



A.C. Characteristics

$T_A = -55^\circ\text{C}$ to 100°C , $V_{CC} = +5\text{V} \pm 10\%$, $V_{DD} = +12\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{ACC}	Address to Output Delay		280	450	ns
t_{CO}	Chip Select to Output Delay		60	120	ns
t_{DF}	Chip De-Select to Output Float	0		120	ns
t_{OH}	Address to Output Hold	0			ns

Capacitance^[1] $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN}=0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT}=0\text{V}$

Note 1. This parameter is sampled and not 100% tested.

A.C. TEST CONDITIONS:

Output Load: 1 TTL gate and $C_L = 100\text{ pF}$


Input Rise and Fall Times: $\leq 20\text{ ns}$

Timing Measurement Reference Levels: 0.8V and

2.8V for inputs; 0.8V and 2.4V for outputs

Input Pulse Levels: 0.65V to 3.0V

Waveforms



ERASURE CHARACTERISTICS

The erasure characteristics of the M2708 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (\AA). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 \AA range. Data show that constant exposure to room level fluorescent lighting could erase the typical M2708 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M2708 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the M2708 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instructions section) for the M2708 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (\AA). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 1200 $\mu\text{W}/\text{cm}^2$ power rating. The M2708 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

EXTENDED
TEMPERATURE RANGE

I. ERASING PROCEDURE

The M2708 is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 10W-sec/cm². An example of an ultraviolet source which can erase the M2708 in 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the PROM should be placed about one inch away from the lamp tubes.

Two manufacturers of the S52 are Ultra-Violet Products, Inc. (San Gabriel, Calif.) and Product Specialities, Inc. (Issaquah, Washington).

To prevent damage to the device, it is recommended that no more ultraviolet light exposure be used than that necessary to erase the M2708.

II. PROGRAMMING INSTRUCTIONS

Initially, and after each erasure, all bits of the M2708 are in the "1" state (Output High). Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The circuit is set up for programming operation by raising the \overline{CS}/WE input (Pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8-bits in parallel, to the data output lines (O₁-O₈). Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up one program pulse per address is applied to the program input (Pin 18). One pass through all addresses is defined as a program loop. The number of loops (N) required is a function of the program pulse width (t_{PW}) according to $N \times t_{PW} \geq 100$ ms.

The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 ($t_{PW} = 1$ ms) to greater than 1000 ($t_{PW} = 0.1$ ms). There must be N successive loops through all 1024 addresses. *It is not permitted to apply N program pulses to an address and then change to the next address to be programmed.* Caution should be observed regarding the end of a program sequence. The \overline{CS}/WE falling edge transition must occur before the first address transition when changing from a program to a read cycle. The program pin should also be pulled down to V_{ILP} with an active instead of a passive device. This pin will source a small amount of current (I_{IPL}) when \overline{CS}/WE is at V_{IHV} (12V) and the program pulse is at V_{ILP} .

Programming Examples (Using $N \times t_{PW} \geq 100$ ms)

Example 1: All 8096 bits are to be programmed with a 0.5 ms program pulse width.

The minimum number of program loops is 200. One program loop consists of words 0 to 1023.

Example 2: Words 0 to 100 and 500 to 600 are to be programmed. All other bits are "don't care". The program pulse width is 0.75 ms.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the "don't care" bits should be all 1's.

Example 3: Same requirements as example 2 but the PROM is now to be *updated* to include data for words 750 to 770.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the "don't care" bits should be all 1's. Addresses 0 to 100 and 500 to 600 must be re-programmed with their original data pattern.

EXTENDED
TEMP. RANGE**PROGRAM CHARACTERISTICS**
 $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = +12\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.
D.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_{LI}	Address and $\overline{CS}/\overline{WE}$ Input Sink Current			10	μA	$V_{IN} = 5.25\text{V}$
I_{PL}	Program Pulse Source Current			3	mA	
I_{PH}	Program Pulse Sink Current			20	mA	
I_{DD}	V_{DD} Supply Current		45	55	mA	Worst Case Supply Currents: All Inputs High $\overline{CS}/\overline{WE} = 5\text{V}$; $T_A = 25^\circ\text{C}$
I_{CC}	V_{CC} Supply Current		5	8	mA	
I_{BB}	V_{BB} Supply Current		30	35	mA	
V_{IL}	Input Low Level (except Program)	V_{SS}		0.65	V	
V_{IH}	Input High Level for all Addresses and Data	3.0		$V_{CC} + 1$	V	
V_{IHW}	$\overline{CS}/\overline{WE}$ Input High Level	11.4		12.6	V	Referenced to V_{SS}
V_{IHP}	Program Pulse High Level	25		27	V	Referenced to V_{SS}
V_{ILP}	Program Pulse Low Level	V_{SS}		1	V	$V_{IHP} - V_{ILP} = 25\text{V}$ min.

A.C. Programming Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units
t_{AS}	Address Setup Time	10			μs
t_{CSS}	$\overline{CS}/\overline{WE}$ Setup Time	10			μs
t_{DS}	Data Setup Time	10			μs
t_{AH}	Address Hold Time	1			μs
t_{CH}	$\overline{CS}/\overline{WE}$ Hold Time	.5			μs
t_{DH}	Data Hold Time	1			μs
t_{DF}	Chip Deselect to Output Float Delay	0		120	ns
t_{DPR}	Program To Read Delay			10	μs
t_{PW}	Program Pulse Width	.1		1.0	ms
t_{PR}	Program Pulse Rise Time	.5		2.0	μs
t_{PF}	Program Pulse Fall Time	.5		2.0	μs

NOTE: Intel's standard product warranty applies only to devices programmed to specifications described herein.



EXTENDED
TEMP. RANGE

M2716

16K (2K × 8) UV ERASABLE PROM


- Extended Temperature Range
– 55°C to +100°C Operation
- Single +5V Power Supply
- Single Programming Requirements
 - Single Location Programming
 - Programs with One 50 ms Pulse
- Static Standby Mode
- Low Power Dissipation of 165 mW max. standby power
- Fast Access Time; 450 ns max.
- Inputs and Outputs TTL Compatible during Read and Program

The Intel® M2716 is a 16,384-bit ultraviolet erasable and electrically programmable read only memory (EPROM) specified over the – 55°C to + 100°C temperature range. The M2716 operates from a single + 5V power supply, has a static power-down mode, and features fast, single-address location programming. It makes designing with EPROMs faster, easier and more economical.

The M2716 has a static standby mode which reduces the power dissipation without increasing access time. The active power dissipation is reduced by over 60% in the standby power mode.

The M2716 has the simplest and fastest method devised yet for programming EPROMs — single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time — either individually, sequentially or at random, with the M2716's single-address location programming. Total programming time for all 16,384 bits is only 100 seconds.

PIN CONFIGURATION




PIN NAMES

A ₀ –A ₁₀	ADDRESSES
CE/PGM	CHIP ENABLE/PROGRAM
OE	OUTPUT ENABLE
O ₀ –O ₇	OUTPUTS

MODE SELECTION

MODE \ PINS	CE/PGM (18)	OE (20)	V _{pp} (21)	V _{CC} (24)	OUTPUTS (9-11, 13-17)
Read	V _{IL}	V _{IL}	+5	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	V _{IL}	+25	+5	D _{OUT}
Program Inhibit	V _{IL}	V _{IH}	+25	+5	High Z

BLOCK DIAGRAM



EXTENDED
TEMP. RANGE

PROGRAMMING

The programming specifications are described in the Data Catalog PROMIROM Programming Instructions Section

Absolute Maximum Ratings*

Temperature Under Bias	- 65°C to + 110°C
Storage Temperature	- 65°C to + 125°C
All Input or Output Voltages with Respect to Ground	+ 6V to - 0.3V
V _{PP} Supply Voltage with Respect to Ground During Program	+ 26.5V to - 0.3V

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION




D.C. and Operating Characteristics

T_A = - 55°C to + 100°C, V_{CC}^[1,2] = + 5V ± 10%, V_{PP}^[2] = V_{CC}

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ ^[3]	Max.		
I _{LI}	Input Load Current			10	μA	V _{IN} = 5.50V
I _{LO}	Output Leakage Current			10	μA	V _{OUT} = 5.50V
I _{PP1} ^[2]	V _{PP} Current			5	mA	V _{PP} = 5.50V
I _{CC1} ^[2]	V _{CC} Current (Standby)		10	30	mA	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$
I _{CC2} ^[2]	V _{CC} Current (Active)		57	115	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V _{IL}	Input Low Voltage	- 0.1		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC} + 1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = - 400 μA

- NOTES:**
- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 - V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1}.
 - Typical values are for T_A = 25°C and nominal supply voltages.
 - This parameter is only sampled and is not 100% tested.

Typical Characteristics



EXTENDED
TEMP. RANGE

A.C. Characteristics

$T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$, $V_{CC}^{[1,2]} = +5\text{V} \pm 10\%$, $V_{PP}^{[2]} = V_{CC}$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t_{ACC}	Address to Output Delay			450	ns	$\overline{CE} = \overline{OE} = V_{IL}$
t_{CE}	\overline{CE} to Output Delay			450	ns	$\overline{OE} = V_{IL}$
t_{OE}	Output Enable to Output Delay			150	ns	$\overline{CE} = V_{IL}$
t_{DF}	Output Enable High to Output Float	0		130	ns	$\overline{CE} = V_{IL}$
t_{OH}	Output Hold From Addresses, \overline{CE} or \overline{OE} Whichever Occurred First	0			ns	$\overline{CE} = \overline{OE} = V_{IL}$


Capacitance^[4] $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN}	Input Capacitance	4	6	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$

A.C. Test Conditions:

Output Load: 1 TTL gate and $C_L = 100\text{ pF}$
 Input Rise and Fall Times: $\leq 20\text{ ns}$
 Input Pulse Levels: 0.8V to 2.2V
 Timing Measurement Reference Level:
 Inputs 1V and 2V
 Outputs 0.8V and 2V

A.C. Waveforms^[5]




- NOTES:
- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
 - V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1} .
 - Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
 - This parameter is only sampled and is not 100% tested.
 - All times shown in parentheses are minimum and are nsec unless otherwise specified.
 - \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{ACC} .
 - t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.




EXTENDED
TEMP. RANGE

TYPICAL 16K EPROM SYSTEM



- This scheme accomplished by using \overline{CE} as the primary decode. \overline{OE} is now controlled by previously unused signal. RD now controls data on and off the bus by way of \overline{OE} .
- The use of a PROM as a decoder allows for:
 - a) Compatibility with upward (and downward) memory expansion.
 - b) Easy assignment of ROM memory modules, compatible with PL/M modular software concepts.

8K, 16K, 32K, 64K 5V EPROM/ROM FAMILY
PRINTED CIRCUIT BOARD LAYOUT



ERASURE CHARACTERISTICS

The erasure characteristics of the M2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical device in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel

which should be placed over the M2716 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instruction Section) for the M2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/CM². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The device should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

MILITARY

DEVICE OPERATION

The five modes of operation of the M2716 are listed in Table 1. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are a +5V V_{CC} and a V_{PP} . The V_{PP} power supply must be at 25V during the three programming modes, and must be at 5V in the other two modes.

MODE SELECTION

MODE	PINS	\overline{CE} /PGM (18)	\overline{OE} (20)	V_{PP} (21)	V_{CC} (24)	OUTPUTS (9-11, 13-17)
Read		V_{IL}	V_{IL}	+5	+5	D_{OUT}
Standby		V_{IH}	Don't Care	+5	+5	High Z
Program		Pulsed V_{IL} to V_{IH}	V_{IH}	+25	+5	D_{IN}
Program Verify		V_{IL}	V_{IL}	+25	+5	D_{OUT}
Program Inhibit		V_{IL}	V_{IH}	+25	+5	High Z

READ MODE

The M2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs 150 ns (t_{OE}) after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC} - t_{OE}$.

STANDBY MODE

The M2716 has a standby mode which reduces the active power dissipation by 75%, from 633 mW to 165 mW. The M2716 is placed in the standby mode by applying a TTL high special to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

OUTPUT OR-TIEING

Because M2716's are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for

- the lowest possible memory power dissipation, and,
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 18) be decoded and used as the primary device selecting function, while \overline{OE} (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING

Initially, and after each erasure, all bits of the M2716 are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The M2716 is in the programming mode when the V_{PP} power supply is at 25V and \overline{OE} is at V_{IH} . The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active high, TTL program pulse is applied to the \overline{CE} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The M2716 must not be programmed with a DC signal applied to the \overline{CE} input.

Programming of multiple M2716's in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled M2716's may be connected together when they are programmed with the same data. A high level TTL pulse applied to the \overline{CE} input programs the paralleled M2716's.

PROGRAM INHIBIT

Programming of multiple M2716's in parallel with different data is also easily accomplished. Except for \overline{CE} , all like units (including \overline{OE}) of the parallel M2716's may be common. A TTL level program pulse applied to a M2716's \overline{CE} input with V_{PP} at 25V will program that M2716. A low level \overline{CE} input inhibits the other M2716 from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with V_{PP} at 25V. Except during programming and program verify, V_{PP} must be at 5V.

DEVICE RELIABILITY

The M2716 is built on a proven 2 layer polysilicon NMOS technology. Extensive testing and monitoring has allowed us to achieve failure rates equal to other memory devices. For detailed failure rate predictions and reliability data, request Intel 2716 Reliability Report.




M3604A, M3624A

4K (512 x 8) HIGH-SPEED PROM

MILITARY TEMP.

- Military Temperature Range: -55°C to +125°C
- Fast Access Time — 90nsec Maximum
- Open Collector (M3604A) or Three-State (M3624A) Outputs
- Four Chip Select Inputs for Easy Memory Expansion
- Polycrystalline Silicon Fuse for Higher Reliability
- Standard Packaging — 24 Pin Hermetic Dual In-Line Lead Configuration

The M3604A and M3624A are military temperature range PROMs organized as 512 words by 8 bits. They are manufactured with all outputs high and logic output low levels can be electrically programmed in selected bit locations. The M3604A and M3624A, except for programming, have the same electrical specifications and are direct replacements to their predecessors, the M3604 and M3624.



ABSOLUTE MAXIMUM RATINGS*

- Temperature Under Bias -65°C to +135°C
- Storage Temperature -65°C to +160°C
- Output or Supply Voltages -0.5V to 7 Volts
- All Input Voltages -1.6V to 5.6V
- Output Currents 100mA

*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $V_{CC} = +5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ.[1]	Max.	Unit	
I_{FA}	Address Input Load Current		-0.05	-0.25	mA	$V_{CC} = \text{Max}$, $V_A = 0.45V$
I_{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	$V_{CC} = \text{Max}$, $V_S = 0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC} = \text{Max}$, $V_A = \text{Max}$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC} = \text{Max}$, $V_S = \text{Max}$
V_{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = \text{Min}$, $I_A = -10mA$
V_{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = \text{Min}$, $I_S = -10mA$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC} = \text{Min}$, $I_{OL} = 10mA$
I_{CEX}	Output Leakage Current			100	μA	$V_{CC} = \text{Max}$, $V_{CE} = \text{Max}$
I_{CC1}	Power Supply Current (M3604A)			190	mA	$V_{CC1} = \text{Max}$, $V_{A0} \rightarrow V_{A8} = 0V$, $\overline{CS}_1 = \overline{CS}_2 = 0V$, $\overline{CS}_3 = \overline{CS}_4 = 5.5V$
V_{IL}	Input "Low" Voltage			0.8	V	$V_{CC} = 5.0V$, $T_A = 25^\circ C$
V_{IH}	Input "High" Voltage	2.0			V	$V_{CC} = 5.0V$, $T_A = 25^\circ C$

M3624A ONLY

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
$I_{ O }$	Output Leakage for High Impedance Stage			100	μA	$V_O = \text{Max}$ or $0.45V$, $V_{CC} = \text{Max}$, $\overline{CS}_1 = \overline{CS}_2 = 2.4V$
$I_{SC}^{[2]}$	Output Short Circuit Current	-20	-25	-80	mA	$V_O = 0V$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -2.4mA$, $V_{CC} = 5V$

- NOTES: 1. Typical values are at 25°C and at nominal voltage.
 2. Unmeasured outputs are open during this test.

MILITARY

MILITARY TEMP.

A.C. CHARACTERISTICS $V_{CC} = +5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$

SYMBOL	PARAMETER	LIMITS		UNIT	CONDITIONS
		TYP. ^[1]	MAX.		
t_{A++} , t_{A--} t_{A+-} , t_{A-+}	Address to Output Delay	60	90	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ and $CS_3 = CS_4 = V_{IH}$ to Select the PROM
t_{S++}	Chip Select to Output Delay	20	45	ns	
t_{S--}	Chip Select to Output Delay	20	45	ns	

CAPACITANCE ^[2] $T_A = 25^\circ C$, $f = 1$ MHz

SYMBOL	PARAMETER	LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	4	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	6	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	7	15	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$


- NOTES:** 1. Typical values are at 25°C and nominal voltage.
2. This parameter is only periodically sampled and is not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes - 2.5V
Input pulse rise and fall times of
5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels
Output loading is 10 mA and 30 pF
Frequency of test - 2.5 MHz

10 mA TEST LOAD




WAVEFORMS

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





M3625A 4K (1K x 4) PROM

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.
MILITARY TEMP.


- ± 10% Power Supply Tolerance
- Fast Access Time: 60 ns Maximum
- Lower Power Dissipation: 0.14 mW/Bit Typically
- Simple Memory Expansion Two Chip Select Inputs
- Three-State Outputs
- Polycrystalline Silicon Fuse for Higher Reliability
- Hermetic 18-Pin DIP

The Intel® M3625A is a high density, 4096-bit bipolar PROM organized as 1024 words by 4 bits. The 1024 by 4 organization gives ideal word or bit modularity for memory array expansion. The M3625A is fully specified over the -55°C to 125°C temperature range with ± 10% power supply variation.


The M3625A is packaged in an 18-pin dual-in-line hermetic package with 300 milli-inch centers. Thus, twice the bit density can be achieved in the same memory board areas as 512 by 8-bit PROMs in 24-pin packages.

The highly reliable polycrystalline silicon fuse technology is used in the manufacturing of the M3625A. All outputs are initially a logical high and logic low levels can be electrically programmed in selected bit locations.

PIN CONFIGURATION




LOGIC SYMBOL



PIN NAMES

A ₀ - A ₉	ADDRESS INPUTS
CS	CHIP SELECT INPUT
O ₁ - O ₄	OUTPUTS

BLOCK DIAGRAM



MILITARY

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions.

Absolute Maximum Ratings*

Temperature Under Bias	-65°C to +135°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7V
All Input Voltages	-1V to 5.5V
Output Currents	100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

D.C. Characteristics: All limits apply for $V_{CC} = +5.0V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise specified.

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ. ⁽¹⁾	Max.	Unit	
I_{FA}	Address Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.5V$, $V_A = 0.45V$
I_{FS}	Chip Select Input Load Current		-0.05	-0.25	mA	$V_{CC} = 5.5V$, $V_S = 0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC} = 5.5V$, $V_A = 5.5V$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC} = 5.5V$, $V_S = 5.5V$
$ I_O $	Output Leakage for High Impedance Stage			40	μA	$V_O = 5.5V$ or $0.45V$, $V_{CC} = 5.5V$, $CS_1 = CS_2 = 2.4V$
$I_{SC}^{(2)}$	Output Short Circuit Current	-20	-35	-80	mA	$V_O = 0V$
V_{CA}	Address Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.5V$, $I_A = -10\text{mA}$
V_{CS}	Chip Select Input Clamp Voltage		-0.9	-1.5	V	$V_{CC} = 4.5V$, $I_S = -10\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -2.4\text{mA}$, $V_{CC} = 4.5V$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC} = 4.5V$, $I_{OL} = 10\text{mA}$
I_{CC}	Power Supply Current		110	140	mA	$V_{CC} = 5.5V$, $V_{A0} \rightarrow V_{A9} = 0V$, $CS_1 = CS_2 = V_{IH}$
V_{IL}	Input "Low" Voltage			0.85	V	$T_A = 25^\circ\text{C}$
V_{IH}	Input "High" Voltage	2.0			V	$T_A = 25^\circ\text{C}$

NOTES:

- Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.
- Unmeasured outputs are open during this test.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.
MILITARY TEMP.

A. C. Characteristics: $V_{CC} = +5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$.

Symbol	Parameter	Max. Limits	Unit	Conditions
t_{A++} , t_{A--} t_{A+-} , t_{A-+}	Address to Output Delay	60	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ to select the PROM.
t_{S++}	Chip Select to Output Delay	35	ns	
t_{S--}	Chip Select to Output Delay	35	ns	

Capacitance¹ $T_A = 25^\circ C$, $f = 1\text{ MHz}$.

Symbol	Parameter	Limits		Unit	Test Conditions	
		Typ.	Max.			
C_{INA}	Address Input Capacitance	3	8	pF	$V_{CC} = 5V$	$V_{IN} = 2.5V$
C_{INS}	Chip Select Input Capacitance	4	8	pF	$V_{CC} = 5V$	$V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	5	10	pF	$V_{CC} = 5V$	$V_{OUT} = 2.5V$

NOTES:


1. This parameter is only periodically sampled and is not 100% tested.

Switching Characteristics

Conditions of Test:


Input pulse amplitudes — 2.5V
 Input pulse rise and fall times of
 5 nanoseconds between 1V and 2V
 Speed measurements are made at 1.5V levels
 Output loading — 10mA and 30pF
 Frequency of test — 2.5MHz

10mA TEST LOAD




Waveforms

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





M3636

16K (2K × 8) BIPOLAR PROM


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.
MILITARY TEMP.

- - 55°C to + 125°C Operation
- Fast Access Time: 80 ns Maximum
- Low Power Dissipation: 0.05 mW/Bit Typically
- Three Chips Select Input for Easy Memory Expansion
- Pin Compatible to 8K PROMs
- Three-State Outputs
- Hermetic 24-Pin DIP
- Polycrystalline Silicon Fuses for Higher Fuse Reliability


The Intel® M3636 is a fully decoded 16,384 bit PROM organized as 2048 words by 8 bits. The worst case access time of 80 ns is specified over the - 55°C to + 125°C temperature range and 5% V_{CC} power supply tolerances. There are three chip selects provided to facilitate expansion into larger PROM arrays. The PROMs use the Schottky clamped TTL technology with polycrystalline silicon fuses. All outputs are initially high and logic low levels can be electrically programmed in selected bit locations.

Prior to the 16,384 bit M3636, the highest density bipolar PROM available was 8196 bits. The high density of the M3636 now easily doubles the capacity without an increase in area on existing designs currently using 1024 by 8-bit PROMs. There is also little, if any, penalty in power since the power/bit is approximately one-half that of 8K PROMs. The M3636 is packaged in a hermetic 24-pin dual in-line package.


PIN CONFIGURATION



BLOCK DIAGRAM



LOGIC SYMBOL



PIN NAMES

A ₀ - A ₁₀	ADDRESS INPUTS
CS ₁ , CS ₂ , CS ₃	CHIP SELECT INPUTS ⁽¹⁾
O ₁ - O ₈	DATA OUTPUTS

(1) To select the PROM CS₁ = V_{IL}
 and CS₂ = CS₃ = V_{IH}

PROGRAMMING

The programming specifications are described in the PROM/ROM Programming section of the Data Catalogue.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	– 65 °C to + 125 °C
Storage Temperature	– 65 °C to + 160 °C
Output or Supply Voltages	– 0.5V to 7 Volts
All Input Voltages	– 1V to 5.5V
Output Currents	100 mA

*Comment: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS

All Limits Apply for $V_{CC} = +5.0V \pm 5\%$, $T_A = -55^\circ C$ to $125^\circ C$ unless otherwise specified

Symbol	Parameter	Limits				Test Conditions
		Min.	Typ. ^[1]	Max.	Unit	
I_{FA}	Address Input Load Current		– 0.05	– 0.25	mA	$V_{CC} = 5.25V$, $V_A = 0.45V$
I_{FS}	Chip Select Input Load Current		– 0.05	– 0.25	mA	$V_{CC} = 5.25V$, $V_S = 0.45V$
I_{RA}	Address Input Leakage Current			40	μA	$V_{CC} = 5.25V$, $V_A = 5.25V$
I_{RS}	Chip Select Input Leakage Current			40	μA	$V_{CC} = 5.25V$, $V_S = 5.25V$
$ I_O $	Output Leakage for High Impedance State			100	μA	$V_O = 5.25V$ or $0.45V$, $V_{CC} = 5.25V$, $CS_1 = 2.4V$
$I_{SC}^{[1]}$	Output Short Circuit Current	– 20	– 35	– 80	mA	$V_O = 0V$
V_{CA}	Address Input Clamp Voltage		– 0.9	– 1.5	V	$V_{CC} = 4.75V$, $I_A = -10$ mA
V_{CS}	Chip Select Input Clamp Voltage		– 0.9	– 1.5	V	$V_{CC} = 4.75V$, $I_S = -10$ mA
V_{OH}	Output High Voltage	2.4	3.0		V	$I_{OH} = -2.4$ mA, $V_{CC} = 4.75V$
V_{OL}	Output Low Voltage		0.3	0.45	V	$V_{CC} = 4.75V$, $I_{OL} = 10$ mA
I_{CC}	Power Supply Current		150	185	mA	$V_{CC} = 5.25V$
V_{IL}	Input "Low" Voltage			0.85	V	$V_{CC} = 5.0V \pm 5\%$, $T_A = 25^\circ C$
V_{IH}	Input "High" Voltage	2.0			V	$V_{CC} = 5.0V \pm 5\%$, $T_A = 25^\circ C$

Notes:

- Typical values are for $T_A = 25^\circ C$ and nominal supply voltages.
- Unmeasured outputs are open during this test.

PRELIMINARY
Notice: This is a preliminary specification. Some parameters are subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parameters are subject to change.

A.C. CHARACTERISTICS $V_{CC} = \pm 5 \pm 5\%$, $T_A = -55^\circ\text{C}$ to 125°C

SYMBOL	PARAMETER	MAX. LIMITS	UNIT	CONDITIONS
T_A	Address to Output Delay	80	ns	$\overline{CS}_1 = V_{IL}$ and $CS_2 = CS_3 = V_{IH}$ to select the PROM.
t_{EN}	Output Enable Time	50	ns	
t_{DIS}	Output Disable Time	50	ns	

CAPACITANCE ⁽¹⁾ $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

SYMBOL	PARAMETER	TYP. LIMITS		UNIT	TEST CONDITIONS
		TYP.	MAX.		
C_{INA}	Address Input Capacitance	4	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{INS}	Chip-Select Input Capacitance	6	10	pF	$V_{CC} = 5V$ $V_{IN} = 2.5V$
C_{OUT}	Output Capacitance	7	12	pF	$V_{CC} = 5V$ $V_{OUT} = 2.5V$


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test:


Input pulse amplitudes - 2.5V
 Input pulse rise and fall times of
 5 nanoseconds between 1 volt and 2 volts
 Speed measurements are made at 1.5 volt levels
 Output loading is 10 mA and 30 pF
 Frequency of test - 2.5 MHz

10 mA TEST LOAD




WAVEFORMS

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY





MILITARY TEMP.


M5101-4, M5101L-4

256 x 4 BIT STATIC CMOS RAM

- **Military Temperature Range:**
-55°C to +125°C
- **Ultra Low Standby Current: 200nA/Bit**
- **Fast Access Time — 800ns**
- **Single +5V Power Supply**
- **CE2 Controls Unconditional Standby Mode**
- **Three-State Output**

The Intel® M5101 is an ultra-low power 256 X 4 CMOS RAM specified over the -55°C to +125°C temperature range. The RAM uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. When deselected with CE2 low, the M5101 draws from the single 5-volt supply only 200 microamps at 125°C.

The Intel® M5101 is fabricated with an ion-implanted, silicon gate, Complementary MOS (CMOS) process. This technology allows the design and production of ultra-low power, high performance memories.



ABSOLUTE MAXIMUM RATINGS*

- Ambient Temperature Under Bias . . . -65°C to 135°C
- Storage Temperature -65°C to +150°C
- Voltage On Any Pin
With Respect to Ground -0.3V to V_{CC} +0.3V
- Maximum Power Supply Voltage +7.0V
- Power Dissipation 1 Watt

**COMMENT:*

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS FOR M5101-4, M5101L-4

T_A = -55°C to 125°C, V_{CC} = 5V ±5% unless otherwise specified.

Symbol	Parameter	Min.	Typ. [1]	Max.	Unit	Test Conditions
I _{LI} [2]	Input Current		8		nA	V _{IN} = 0 to 5.25V
I _{LOH} [2]	Output High Leakage			2	μA	CE1 = 2.2V, V _{OUT} = V _{CC}
I _{LOL} [2]	Output Low Leakage			2	μA	CE1 = 2.2V, V _{OUT} = 0.0V
I _{CC1}	Operating Current		11	25	mA	V _{IN} = V _{CC} Except CE1 ≤ 0.01V Outputs Open
I _{CC2}	Operating Current		20	32	mA	V _{IN} = 2.2V Except CE1 ≤ 0.5V Outputs Open
I _{CCL} [2]	Standby Current		2	200	μA	V _{IN} = 0 to V _{CC} , Except CE2 ≤ 0.2V
V _{IL}	Input "Low" Voltage	-0.3		0.5	V	
V _{IH}	Input "High" Voltage	V _{CC} -2.0		V _{CC}	V	
V _{OL}	Output "Low" Voltage			0.4	V	I _{OL} = 2.0mA
V _{OH}	Output "High" Voltage	V _{CC} -2.0			V	I _{OH} = 1.0mA

NOTES: 1. Typical values are T_A = 25°C and nominal supply voltage.

2. Current through all inputs and outputs included in I_{CCL}.

MILITARY

Low V_{CC} Data Retention Characteristics (For M5101L-4) $T_A = -55^{\circ}\text{C}$ to 125°C

Symbol	Parameter	Min.	Typ. ^[1]	Max.	Unit	Test Conditions
V_{DR}	V_{CC} for Data Retention	2.0			V	$CE2 \leq 0.2\text{V}$ $V_{DR} = 2.0\text{V}$
I_{CCDR}	Data Retention Current		2	200	μA	
t_{CDR}	Chip Deselect to Data Retention Time	0			ns	
t_R	Operation Recovery Time	$t_{RC}^{[2]}$			ns	

- NOTES: 1. Typical values are $T_A = 25^{\circ}\text{C}$ and nominal supply voltage.
2. t_{RC} = Read Cycle Time.

A.C. CHARACTERISTICS FOR M5101-4, M5101L-4

READ CYCLE $T_A = -55^{\circ}\text{C}$ to 125°C , $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t_{RC}	Read Cycle	800			ns	(See below)
t_A	Access Time			800	ns	
t_{CO1}	Chip Enable ($\overline{CE1}$) to Output			700	ns	
t_{CO2}	Chip Enable (CE2) to Output			850	ns	
t_{OD}	Output Disable To Output			350	ns	
t_{DF}	Data Output to High Z State	0		150	ns	
t_{OH1}	Previous Read Data Valid with Respect to Address Change	0			ns	
t_{OH2}	Previous Read Data Valid with Respect to Chip Enable	0			ns	

WRITE CYCLE

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t_{WC}	Write Cycle	800			ns	(See below)
t_{AW}	Write Delay	150			ns	
t_{CW1}	Chip Enable ($\overline{CE1}$) To Write	550			ns	
t_{CW2}	Chip Enable (CE2) To Write	550			ns	
t_{DW}	Data Setup	400			ns	
t_{DH}	Data Hold	100			ns	
t_{WP}	Write Pulse	400			ns	
t_{WR}	Write Recovery	50			ns	
t_{DS}	Output Disable Setup	150			ns	

A. C. CONDITIONS OF TEST

Input Pulse Levels: 0.5 Volt to $V_{CC} - 2.0$ Volt
 Input Pulse Rise and Fall Times: 20nsec
 Timing Measurement Reference Level: 1.5 Volt
 Output Load: 1 TTL Gate and $C_L = 100\text{pF}$

CAPACITANCE^[3] $T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$


Symbol	Test	Limits (pF)	
		Typ.	Max.
C_{IN}	Input Capacitance (All Input Pins) $V_{IN} = 0\text{V}$	4	8
C_{OUT}	Output Capacitance $V_{OUT} = 0\text{V}$	8	12

NOTE: 3. This parameter is periodically sampled and is not 100% tested.


MILITARY TEMP.

WAVEFORMS

READ CYCLE




WRITE CYCLE



- NOTES:
1. OD may be tied low for separate I/O operation.
 2. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

Low V_{CC} Data Retention





M8080A

8-BIT N-CANNEL MIRCOPROCESSOR

The M8080A is functionally compatible with the Intel® 8080.

MILITARY TEMP.


- Fully Military Temperature Range
- 55°C to + 125°C
- ± 10% Power Supply Tolerance
- 2 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- 6 General Purpose Registers and an Accumulator
- 16-Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- 16-Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary, and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports
- TTL Drive Capability

The Intel® M8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications.

The M8080A contains 6 8-bit general purpose working registers and an accumulator. The 6 general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset 4 testable flags. A fifth flag provides decimal arithmetic operation.

The M8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/retrieve the contents of the accumulator, flags, program counter and all of the 6 general purpose registers. The 16-bit stack pointer controls the addressing of this external stack. This stack gives the M8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the M8080A. Ultimate control of the address and data busses resides with the hold signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling device for (DMA) direct memory access or multi-processor operation.



INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from sub-routines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the M8080A. The ability to

increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the M8080A instruction set.

The following special instruction group completes the M8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

Data and Instruction Formats

Data in the M8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

DATA WORD

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 OP CODE

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable
Interrupt instructions

Two Byte Instructions

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 OP CODE

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 OPERAND

Immediate mode or I/O instructions

Three Byte Instructions

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 OP CODE

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 LOW ADDRESS OR OPERAND 1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

 HIGH ADDRESS OR OPERAND 2

Jump, call or direct load and store instructions

For the M8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

MILITARY TEMP.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to V _{BB}	-0.3V to +20V
V _{CC} , V _{DD} and V _{SS} With Respect to V _{BB}	-0.3V to +20V
Power Dissipation	1.7W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

T_A = -55°C to +125°C, V_{DD} = +12V ±10%, V_{CC} = +5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	$I_{OL} = 1.9mA$ on all outputs, $I_{OH} = 150\mu A$.
V _{IHC}	Clock Input High Voltage	8.5		V _{DD} +1	V	
V _{IL}	Input Low Voltage	V _{SS} -1		V _{SS} +0.8	V	
V _{IH}	Input High Voltage	3.0		V _{CC} +1	V	
V _{OL}	Output Low Voltage			0.45	V	
V _{OH}	Output High Voltage	3.7			V	
I _{DD} (AV)	Avg. Power Supply Current (V _{DD})		50	80	mA	Operation T _{CY} = .48 μsec
I _{CC} (AV)	Avg. Power Supply Current (V _{CC})		60	100	mA	
I _{BB} (AV)	Avg. Power Supply Current (V _{BB})		.01	1	mA	
I _{IL}	Input Leakage			±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{CL}	Clock Leakage			±10	μA	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
I _{DL} [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	V _{SS} ≤ V _{IN} ≤ V _{SS} + 0.8V V _{SS} + 0.8V ≤ V _{IN} ≤ V _{CC}
I _{FL}	Address and Data Bus Leakage During HOLD			+10 -100	μA	V _{ADDR/DATA} = V _{CC} V _{ADDR/DATA} = V _{SS} + 0.45V

CAPACITANCE

T_A = 25°C V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V

Symbol	Parameter	Typ.	Max.	Unit	Test Condition
C _φ	Clock Capacitance	17	25	pf	f _c = 1 MHz
C _{IN}	Input Capacitance	6	10	pf	Unmeasured Pins
C _{OUT}	Output Capacitance	10	20	pf	Returned to V _{SS}

NOTES:

- The RESET signal must be active for a minimum of 3 clock cycles.
- When DBIN is high and V_{IN} > V_{IH} an internal active pull up will be switched onto the Data Bus.
- ΔI supply / ΔT_A = -0.45%/°C.




Figure 1. Typical Supply Current vs. Temperature, Normalized[3]




Figure 2. Data Bus Characteristic During DBIN

MILITARY TEMP.


A.C. CHARACTERISTICS (Continued)

$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{DD} = +12\text{V} \pm 10\%$, $V_{CC} = +5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t_{DS2}	Data Setup Time to ϕ_2 During DBIN	130		n sec	$C_L = 50\text{pf}$
$t_{DH}^{[1]}$	Data Hold Time From ϕ_2 During DBIN	[1]		n sec	
$t_{IE}^{[2]}$	INTE Output Delay From ϕ_2		200	n sec	
t_{RS}	READY Setup Time During ϕ_2	120		n sec	
t_{HS}	HOLD Setup Time to ϕ_2	140		n sec	
t_{IS}	INT Setup Time During ϕ_2	120		n sec	
t_H	Hold Time From ϕ_2 (READY, INT, HOLD)	0		n sec	
t_{FD}	Delay to Float During Hold (Address and Data Bus)		130	n sec	$C_L = 50\text{pf}$
$t_{AW}^{[2]}$	Address Stable Prior to \overline{WR}	[5]		n sec	
$t_{DW}^{[2]}$	Output Data Stable Prior to \overline{WR}	[6]		n sec	
$t_{WD}^{[2]}$	Output Data Stable From \overline{WR}	[7]		n sec	
$t_{WA}^{[2]}$	Address Stable From \overline{WR}	[7]		n sec	
$t_{HF}^{[2]}$	HLDA to Float Delay	[8]		n sec	
$t_{WF}^{[2]}$	\overline{WR} to Float Delay	[9]		n sec	
$t_{AH}^{[2]}$	Address Hold Time After DBIN During HLDA	-20		n sec	

NOTES:


- Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. $t_{DH} = 50\text{ ns}$ or t_{DF} , whichever is less.
- Load Circuit.



3. $t_{CY} = t_{D3} + t_{\phi 2} + t_{\phi 2} + t_{\phi 2} + t_{D2} + t_{r\phi 1} \geq 480\text{ns}$.



TYPICAL Δ OUTPUT DELAY VS. Δ CAPACITANCE



- The following are relevant when interfacing the M8080A to devices having $V_{IH} = 3.3\text{V}$:
 - Maximum output rise time from .8V to 3.3V = 100ns @ $C_L = \text{SPEC}$.
 - Output delay when measured to 3.0V = SPEC + 60ns @ $C_L = \text{SPEC}$.
 - If $C_L \neq \text{SPEC}$, add .6ns/pF if $C_L > C_{\text{SPEC}}$, subtract .3ns/pF (from modified delay) if $C_L < C_{\text{SPEC}}$.
- $t_{AW} = 2 t_{CY} - t_{D3} - t_{r\phi 2} - 140\text{nsec}$.
- $t_{DW} = t_{CY} - t_{D3} - t_{r\phi 2} - 170\text{nsec}$.
- If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi 2} + 10\text{ns}$. If HLDA, $t_{WD} = t_{WA} = t_{WF}$.
- $t_{HF} = t_{D3} + t_{r\phi 2} - 50\text{ns}$.
- $t_{WF} = t_{D3} + t_{r\phi 2} - 10\text{ns}$.
- Data in must be stable for this period during DBIN · T₃. Both t_{DS1} and t_{DS2} must be satisfied.
- Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
- Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

M8212

8-BIT INPUT/OUTPUT PORT


- Fully Parallel 8-Bit Data Register and Buffer
 - Service Request Flip-Flop for Interrupt Generation
 - Low Input Load Current 0.25mA Max
 - 3-State Outputs
 - Full Military Temperature Range -55°C to +125°C
- 3.4V Output High Voltage for Direct Interface to M8080A CPU
 - Asynchronous Register Clear
 - Replaces Buffers, Latches, and Multiplexers in Microcomputer Systems
 - Reduces System Package Count
 - ±10% Power Supply Tolerance
 - 24-Pin Dual In-Line Package

The Intel® M8212/M3212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

*Note: The specifications for the M3212 are identical with those for the M8212.


PIN CONFIGURATION



PIN NAMES

DI ₁ -DI ₈	DATA IN
DO ₁ -DO ₈	DATA OUT
DS ₁ -DS ₂	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Output or Supply Voltages	-0.5 to +7 Volts
All Input Voltages	-1.0 to 5.5 Volts
Output Currents	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ $V_{CC} = +5\text{V} \pm 10\%$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Load Current STB, DS ₂ , CR, DI ₁ -DI ₈ Inputs			-.25	mA	$V_F = .45\text{V}$
I_F	Input Load Current MD Input			-.75	mA	$V_F = .45\text{V}$
I_F	Input Load Current DS ₁ Input			-1.0	mA	$V_F = .45\text{V}$
I_R	Input Leakage Current STB, DS, CR, DI ₁ -DI ₈ Inputs			10	μA	$V_R = V_{CC}$
I_R	Input Leakage Current MD Input			30	μA	$V_R = V_{CC}$
I_R	Input Leakage Current DS ₁ Input			40	μA	$V_R = V_{CC}$
V_C	Input Forward Voltage Clamp			-1.2	V	$I_C = -5\text{ mA}$
V_{IL}	Input "Low" Voltage			.80	V	
V_{IH}	Input "High" Voltage	2.0			V	
V_{OL}	Output "Low" Voltage			.45	V	$I_{OL} = 10\text{mA}$
V_{OH}	Output "High" Voltage	3.5	4.0		V	$I_{OH} = -.5\text{mA}$
I_{OS}	Short Circuit Output Current	-15		-75	mA	$V_{CC} = 5.0\text{V}$
$ I_O $	Output Leakage Current High Impedance State			20	μA	$V_O = .45\text{V}$ to V_{CC}
I_{CC}	Power Supply Current		90	145	mA	

MILITARY TEMP.

A.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ $V_{CC} = +5\text{V} \pm 10\%$

Symbol	Parameter	Limits		Unit	Test Conditions
		Min.	Max.		
t _{PW}	Pulse Width	40		ns	
t _{PD}	Data To Output Delay		30	ns	NOTE 1
t _{WE}	Write Enable To Output Delay		50	ns	NOTE 1
t _{SET}	Data Setup Time	20		ns	
t _H	Data Hold Time	30		ns	
t _R	Reset To Output Delay		55	ns	NOTE 1
t _S	Set To Output Delay		35	ns	NOTE 1
t _E	Output Enable/Disable Time		50	ns	NOTE 1 C _L = 30 pF
t _C	Clear To Output Delay		55	ns	NOTE 1


CAPACITANCE $F = 1\text{ MHz}$, $V_{BIAS} = 2.5\text{V}$, $V_{CC} = +5\text{V}$, $T_A = 25^\circ\text{C}$

Symbol	Test	LIMITS	
		Typ.	Max.
C _{IN}	\overline{DS}_1 , MD Input Capacitance	9 pF	15 pF
C _{IN}	DS_2 , \overline{CLR} , STB, DI ₁ -DI ₈ Input Capacitance	5 pF	10 pF
C _{OUT}	DO ₁ -DO ₈ Output Capacitance	8 pF	15 pF

SWITCHING CHARACTERISTICS**Conditions of Test**

Input Pulse Amplitude = 2.5V

Input Rise and Fall Times: 5 ns between 1V and 2V


Test Load

NOTE 1:

TEST	C _L	R ₁	R ₂
t _{PD} , t _{WE} , t _R , t _S , t _C	30pF	300Ω	600Ω
t _E , ENABLE↑	30pF	10KΩ	1KΩ
t _E , ENABLE↓	30pF	300Ω	600Ω
t _E , DISABLE↑	5pF	300Ω	600Ω
t _E , DISABLE↓	5pF	10KΩ	1KΩ







MILITARY TEMP.

TIMING DIAGRAM



MILITARY TEMP.

TYPICAL CHARACTERISTICS



MILITARY



M8214 PRIORITY INTERRUPT CONTROL UNIT

MILITARY TEMP.

- 8 Priority Levels
- Fully Expandable
- Current Status Register
- Priority Comparator
- 24-Pin Dual In-Line Package
- Full Military Temperature Range
-55°C to +125°C
- +10% Power Supply Tolerance


The Intel® M8214 is an 8-level priority interrupt control unit (PICU) designed to simplify interrupt-driven microcomputer systems.

The PICU can accept 8 requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The M8214 is fully expandable by the use of open collector interrupt output vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt-driven microcomputer systems.


PIN CONFIGURATION



PIN NAMES

INPUTS	
R ₀ -R ₇	REQUEST LEVELS (R ₇ HIGHEST PRIORITY)
B ₀ -B ₂	CURRENT STATUS
SGS	STATUS GROUP SELECT
ECS	ENABLE CURRENT STATUS
INTE	INTERRUPT ENABLE
CLK	CLOCK (INT F-F)
ELR	ENABLE LEVEL READ
ETLG	ENABLE THIS LEVEL GROUP
OUTPUTS:	
A ₀ -A ₂	REQUEST LEVELS } OPEN COLLECTOR
INT	INTERRUPT (ACT. LOW) } COLLECTOR
ENLG	ENABLE NEXT LEVEL GROUP

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	100 mA

**COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. AND OPERATING CHARACTERISTICS

$T_A = 55^\circ\text{C}$ to 125°C $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ^[1]	Max.		
V_C	Input Clamp Voltage (all inputs)			-1.2	V	$I_C = -5\text{mA}$
I_F	Input Forward Current: ETLG input all other inputs		-.15 -.08	-0.5 -0.25	mA mA	$V_F = 0.45\text{V}$
I_R	Input Reverse Current: ETLG input all other inputs			80 40	μA μA	$V_R = 5.5\text{V}$
V_{IL}	Input LOW Voltage: all inputs			0.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input HIGH Voltage: all inputs	2.0			V	$V_{CC} = 5.0\text{V}$
I_{CC}	Power Supply Current		90	130	mA	See Note 2.
V_{OL}	Output LOW Voltage: all outputs		.3	.45	V	$I_{OL} = 10\text{mA}$
V_{OH}	Output HIGH Voltage: ENLG output	2.4	3.0		V	$I_{OH} = -1\text{mA}$
I_{OS}	Short Circuit Output Current: ENLG output	-15	-35	-55	mA	$V_{CC} = 5.0\text{V}$
I_{CEX}	Output Leakage Current: \overline{INT} , $\overline{A_0}$, $\overline{A_1}$, $\overline{A_2}$			100	μA	$V_{CEX} = 5.5\text{V}$

NOTES:

- Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
- B_0 - B_2 , SGS , CLK , $\overline{R_0}$ - $\overline{R_4}$ grounded, all other inputs and all outputs open.

A.C. CHARACTERISTICS

 $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
t_{CY}	$\overline{\text{CLK}}$ Cycle Time	85			ns
t_{PW}	$\overline{\text{CLK}}$, $\overline{\text{ECS}}$, $\overline{\text{INT}}$ Pulse Width	25	15		ns
t_{ISS}	INTE Setup Time to $\overline{\text{CLK}}$	16	12		ns
t_{ISH}	INTE Hold Time after $\overline{\text{CLK}}$	20	10		ns
$t_{ETCS}^{[2]}$	ETLG Setup Time to $\overline{\text{CLK}}$	25	12		ns
$t_{ETCH}^{[2]}$	ETLG Hold Time After $\overline{\text{CLK}}$	20	10		ns
$t_{ECCS}^{[2]}$	$\overline{\text{ECS}}$ Setup Time to $\overline{\text{CLK}}$	85	25		ns
$t_{ECCH}^{[3]}$	$\overline{\text{ECS}}$ Hold Time After $\overline{\text{CLK}}$	0			ns
$t_{ECSR}^{[3]}$	$\overline{\text{ECS}}$ Setup Time to $\overline{\text{CLK}}$	110	70		ns
$t_{ECRH}^{[3]}$	$\overline{\text{ECS}}$ Hold Time After $\overline{\text{CLK}}$	0			
$t_{ECCS}^{[2]}$	$\overline{\text{ECS}}$ Setup Time to $\overline{\text{CLK}}$	85	70		ns
$t_{ECSH}^{[2]}$	$\overline{\text{ECS}}$ Hold Time After $\overline{\text{CLK}}$	0			ns
$t_{DCS}^{[2]}$	$\overline{\text{SGS}}$ and $\overline{\text{B}_0}\text{-}\overline{\text{B}_2}$ Setup Time to $\overline{\text{CLK}}$	90	50		ns
$t_{DCH}^{[2]}$	$\overline{\text{SGS}}$ and $\overline{\text{B}_0}\text{-}\overline{\text{B}_2}$ Hold Time After $\overline{\text{CLK}}$	0			ns
$t_{RCS}^{[3]}$	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ Setup Time to $\overline{\text{CLK}}$	100	55		ns
$t_{RCH}^{[3]}$	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ Hold Time After $\overline{\text{CLK}}$	0			ns
t_{ICS}	$\overline{\text{INT}}$ Setup Time to $\overline{\text{CLK}}$	55	35		ns
t_{CI}	$\overline{\text{CLK}}$ to $\overline{\text{INT}}$ Propagation Delay		15	30	ns
$t_{RIS}^{[4]}$	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ Setup Time to $\overline{\text{INT}}$	10	0		ns
$t_{RIH}^{[4]}$	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ Hold Time After $\overline{\text{INT}}$	35	20		ns
t_{RA}	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ to $\overline{\text{A}_0}\text{-}\overline{\text{A}_2}$ Propagation Delay		80	100	ns
t_{ELA}	$\overline{\text{ELR}}$ to $\overline{\text{A}_0}\text{-}\overline{\text{A}_2}$ Propagation Delay		40	55	ns
t_{ECA}	$\overline{\text{ECS}}$ to $\overline{\text{A}_0}\text{-}\overline{\text{A}_2}$ Propagation Delay		100	130	ns
t_{ETA}	ETLG to $\overline{\text{A}_0}\text{-}\overline{\text{A}_2}$ Propagation Delay		35	70	ns
$t_{DECS}^{[4]}$	$\overline{\text{SGS}}$ and $\overline{\text{B}_0}\text{-}\overline{\text{B}_2}$ Setup Time to $\overline{\text{ECS}}$	20	10		ns
$t_{DECH}^{[4]}$	$\overline{\text{SGS}}$ and $\overline{\text{B}_0}\text{-}\overline{\text{B}_2}$ Hold Time After $\overline{\text{ECS}}$	20	10		ns
t_{REN}	$\overline{\text{R}_0}\text{-}\overline{\text{R}_7}$ to ENLG Propagation Delay		45	70	ns
t_{ETEN}	ETLG to ENLG Propagation Delay		20	30	ns
t_{ECRN}	$\overline{\text{ECS}}$ to ENLG Propagation Delay		85	110	ns
t_{ECSN}	$\overline{\text{ECS}}$ to ENLG Propagation Delay		35	55	ns

CAPACITANCE

Symbol	Parameter	Limits			Unit
		Min.	Typ. ^[1]	Max.	
C_{IN}	Input Capacitance		5	10	pF
C_{OUT}	Output Capacitance Except ENLG (Pin 14)		7	12	pF

Test Conditions: $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$


M8216/M8226

4-BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current: 0.25mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 16-Pin Dual In-Line Package
- 3.40V Output High Voltage for Direct Interface to 8080 CPU
- 3-State Outputs
- Full Military Temperature Range -55°C to +125°C
- ±10% Power Supply Tolerance

The M8216/M8226 is a 4-bit bidirectional bus driver/receiver. All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.40V V_{OH} , and for high capacitance terminated bus structures, the DB outputs provide a high 50 mA I_{OL} capability. A non-inverting (M8216) and an inverting (M8226) are available to meet a wide variety of applications for buffering in microcomputer systems.


PIN CONFIGURATION




PIN NAMES

DB ₀ -DB ₃	DATA BUS BI-DIRECTIONAL
DI ₀ -DI ₃	DATA INPUT
DO ₀ -DO ₃	DATA OUTPUT
DIEN	DATA IN ENABLE DIRECTION CONTROL
CS	CHIP SELECT

LOGIC DIAGRAM M8216



LOGIC DIAGRAM M8226



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	-1.0V to +5.5V
Output Currents	125 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS


$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.	Max.		
I _{F1}	Input Load Current \overline{DIEN} , \overline{CS}		-0.15	-.5	mA	V _F = 0.45
I _{F2}	Input Load Current All Other Inputs		-0.08	-.25	mA	V _F = 0.45
I _{R1}	Input Leakage Current \overline{DIEN} , \overline{CS}			20	μA	V _R = 5.5V
I _{R2}	Input Leakage Current DI Inputs			10	μA	V _R = 5.5V
V _C	Input Forward Voltage Clamp			-1.2	V	I _C = -5mA
V _{IL}	Input "Low" Voltage M8216			.95	V	V _{CC} = 5V
V _{IL}	Input "Low" Voltage M8226			.90	V	V _{CC} = 5V
V _{IH}	Input "High" Voltage	2.0			V	V _{CC} = 5V
I _O	Output Leakage Current (3-State) DO DB			20 100	μA	V _O = .45V to V _{CC}
I _{CC}	Power Supply Current M8216		95	130	mA	
I _{CC}	Power Supply Current M8226		85	120	mA	
V _{OL1}	Output "Low" Voltage		0.3	.45	V	DO Outputs I _{OL} = 15mA DB Outputs I _{OL} = 25mA
V _{OL2}	Output "Low" Voltage		0.5	.6	V	DB Outputs I _{OL} = 45mA
V _{OH}	Output "High" Voltage	3.4	3.8		V	DO Outputs I _{OH} = -.5mA
V _{OH2}	Output "High" Voltage	2.4	3.0		V	DO Outputs I _{OH} = -2mA DB Outputs I _{OH} = -5.0mA
I _{OS}	Output Short Circuit Current	-15 -30	-35 -75	-65 -120	mA mA	DO Outputs V _{CC} = 5.0V DB Outputs V _{CC} = 5.0V

NOTE: Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.

MILITARY TEMP.

WAVEFORMS




A.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ.[1]	Max.		
T_{PD1}	Input to Output Delay DO Outputs		15	25	ns	(NOTE 2)
T_{PD2}	Input to Output Delay DB Outputs M8216		19	33	ns	(NOTE 2)
T_{PD2}	Input to Output Delay DB Outputs M8226		16	25	ns	(NOTE 2)
T_E	Output Enable Time M8216		42	75	ns	(NOTE 2)
T_E	Output Enable Time M8226		36	62	ns	(NOTE 2)
T_D	Output Disable Time M8216		16	40	ns	(NOTE 2)
T_D	Output Disable Time M8226		16	38	ns	(NOTE 2)

Test Conditions

Input pulse amplitude of 2.5V.
Input rise and fall times of 5 ns between 1 and 2 volts.

Test Load Circuit



CAPACITANCE

Symbol	Parameter	Limits			Unit
		Min.	Typ.[1]	Max.	
C_{IN}	Input Capacitance		4	6	pF
C_{OUT1}	Output Capacitance DO Outputs		6	10	pF
C_{OUT2}	Output Capacitance DB Outputs		13	18	pF

Test Conditions: $V_{BIAS} = 2.5\text{V}$, $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$.

- NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$.
2.

TEST	C_L	R_1	R_2
T_{PD1}	30pF	300 Ω	600 Ω
T_{PD2}	300pF	90 Ω	180 Ω
T_E , (DO, ENABLE \uparrow)	30pF	10K Ω	1K Ω
T_E , (DO, ENABLE \downarrow)	30pF	300 Ω	600 Ω
T_E , (DB, ENABLE \uparrow)	300pF	10K Ω	1K Ω
T_E , (DB, ENABLE \downarrow)	300pF	90 Ω	180 Ω
T_D , (DO, DISABLE \uparrow)	5pF	300 Ω	600 Ω
T_D , (DO, DISABLE \downarrow)	5pF	10K Ω	1K Ω
T_D , (DB, DISABLE \uparrow)	5pF	90 Ω	180 Ω
T_D , (DB, DISABLE \downarrow)	5pF	10K Ω	1K Ω

M8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU


- Single Chip Clock Generator/Driver for M8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Fully Military Temperature Range
- 55°C to + 125°C
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count
- ± 10% Power Supply Tolerance

The Intel® M8224 is a single chip clock generator/driver for the M8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.

The M8224 provides the designer with a significant reduction of packages used to generate clocks and timing for M8080A.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
phi_1	8080
phi_2	CLOCKS

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
phi_2 (TTL)	phi_2 CLK (TTL LEVEL)
VCC	+5V
VDD	+12V
GND	0V

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to 125°C
Storage Temperature	-65°C to 150°C
Supply Voltage, V_{CC}	-0.5V to +7V
Supply Voltage, V_{DD}	-0.5V to +13.5V
Input Voltage	-1.0V to +7V
Output Current	100mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = -55^\circ\text{C}$ to 125°C ; $V_{CC} = +5.0\text{V} \pm 10\%$; $V_{DD} = +12\text{V} \pm 10\%$.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Current Loading			-0.25	mA	$V_F = .45\text{V}$
I_R	Input Leakage Current			10	μA	$V_R = 5.5\text{V}$
V_C	Input Forward Clamp Voltage			-1.2	V	$I_C = -5\text{mA}$
V_{IL}	Input "Low" Voltage			.8	V	$V_{CC} = 5.0\text{V}$
V_{IH}	Input "High" Voltage RESIN All Other Inputs	2.6 2.0			V	
$V_{IH}-V_{IL}$	RESIN Input Hysteresis	.25			V	$V_{CC} = 5.0\text{V}$
V_{OL}	Output "Low" Voltage OSC, ϕ_2 (TTL) All Other Outputs			.45 .45	V V	$I_{OL} = 10\text{mA}$ $I_{OL} = 2.5\text{mA}$
V_{OH}	Output "High" Voltage ϕ_1, ϕ_2 READY, RESET OSC, ϕ_2 (TTL), STSTB	9.0 3.3 2.4			V V V	$I_{OH} = -100\mu\text{A}$ $I_{OH} = -100\mu\text{A}$ $I_{OH} = -1\text{mA}$
$I_{OS}^{[1]}$	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA	$V_O = 0\text{V}$ $V_{CC} = 5.0\text{V}$
I_{CC}	Power Supply Current			115	mA	
I_{DD}	Power Supply Current			12	mA	

Note: 1. Caution, ϕ_1 and ϕ_2 output drivers do not have short circuit protection

Crystal Requirements

Tolerance: .005% at -55°C to 125°C

Resonance: Series (Fundamental)*

Load Capacitance: 20-35pF

Equivalent Resistance: 75-20 ohms


Power Dissipation (Min): 4mW

*With tank circuit use 3rd overtone mode.


A.C. CHARACTERISTICS

 $V_{CC} = +5.0 \pm 10\%$; $V_{DD} = +12.0V \pm 10\%$; $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	$\frac{2t_{cy}}{9} - 20\text{ns}$			ns	$C_L = 20\text{pF}$ to 50pF
$t_{\phi 2}$	ϕ_2 Pulse Width	$\frac{5t_{cy}}{9} - 45\text{ns}$				
t_{D1}	ϕ_1 to ϕ_2 Delay	0				
t_{D2}	ϕ_2 to ϕ_1 Delay	$\frac{2t_{cy}}{9} - 25\text{ns}$				
t_{D3}	ϕ_1 to ϕ_2 Delay	$\frac{2t_{cy}}{9}$		$\frac{2t_{cy}}{9} + 40\text{ns}$		
t_R	ϕ_1 and ϕ_2 Rise Time			25		
t_F	ϕ_1 and ϕ_2 Fall Time			25		
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	ϕ_2 TTL, $C_L = 30\text{pF}$ $R_1 = 300\Omega$ $R_2 = 600\Omega$
t_{DSS}	ϕ_2 to $\overline{\text{STSTB}}$ Delay	$\frac{6t_{cy}}{9} - 30\text{ns}$		$\frac{6t_{cy}}{9}$		$\overline{\text{STSTB}}$, $C_L = 15\text{pF}$ $R_1 = 2\text{K}$ $R_2 = 4\text{K}$
t_{PW}	$\overline{\text{STSTB}}$ Pulse Width	$\frac{t_{cy}}{9} - 23\text{ns}$				
t_{DRS}	RDYIN Setup Time to Status Strobe	$50\text{ns} - \frac{4t_{cy}}{9}$				
t_{DRH}	RDYIN Hold Time After $\overline{\text{STSTB}}$	$\frac{4t_{cy}}{9}$				
t_{DR}	READY or RESET to ϕ_2 Delay	$\frac{4t_{cy}}{9} - 25\text{ns}$				$C_L = 10\text{pF}$ $R_1 = 2\text{K}$ $R_2 = 4\text{K}$
t_{CLK}	CLK Period		$\frac{t_{cy}}{9}$			
f_{max}	Maximum Oscillating Frequency	27			MHz	
C_{in}	Input Capacitance			8	pF	$V_{CC} = +5.0\text{V}$ $V_{DD} = +12\text{V}$ $V_{BIAS} = 2.5\text{V}$ $f = 1\text{MHz}$



WAVEFORMS



VOLTAGE MEASUREMENT POINTS: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 7.0V. READY, RESET Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.

Example:

A.C. CHARACTERISTICS (For $t_{CV} = 488.28$ ns.)

$T_A = -55^\circ\text{C}$ to 125°C ; $V_{DD} = +5V \pm 10\%$; $V_{DD} = +12V \pm 10\%$.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	ϕ_1 Pulse Width	89			ns	$t_{CV} = 488.28$ ns ϕ_1 & ϕ_2 Loaded to $C_L = 20$ to 50 pF
$t_{\phi 2}$	ϕ_2 Pulse Width	226			ns	
t_{D1}	Delay ϕ_1 to ϕ_2	0			ns	
t_{D2}	Delay ϕ_2 to ϕ_1	84			ns	
t_{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		149	ns	
t_r	Output Rise Time			25	ns	
t_f	Output Fall Time			25	ns	
t_{DSS}	ϕ_2 to STSTB Delay	296		326	ns	Ready & Reset Loaded to $2\text{mA}/10\text{pF}$ All measurements referenced to 1.5V unless specified otherwise.
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	
t_{PW}	Status Strobe Pulse Width	31			ns	
t_{DRS}	RDYIN Setup Time to STSTB	-167			ns	
t_{DRH}	RDYIN Hold Time after STSTB	217			ns	
t_{DR}	READY or RESET to ϕ_2 Delay	192			ns	



MILITARY TEMP.

M8228 SYSTEM CONTROLLER AND BUS DRIVER FOR M8080A CPU

- Single Chip System Control for MCS-80™ Systems
- Built-In Bidirectional Bus Driver for Data Bus Isolation
- Allows the Use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28-Pin Dual In-Line Package
- Reduces System Package Count
- Full Military Temperature Range - 55°C to + 125°C
- ± 10% Power Supply Tolerance


The Intel® M8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bidirectional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems designer to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.


A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The M8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an interrupt acknowledge by the M8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The M8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of the MCS-80 systems.

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

D7-D0	DATA BUS (8080 SIDE)	INTA	INTERRUPT ACKNOWLEDGE
DB7-DB0	DATA BUS (SYSTEM SIDE)	HLDA	HLDA (FROM 8080)
I/OR	I/O READ	WR	WR (FROM 8080)
I/O \bar{W}	I/O WRITE	BUSEN	BUS ENABLE INPUT
MEMR	MEMORY READ	STSTB	STATUS STROBE (FROM 8224)
MEM \bar{W}	MEMORY WRITE	V _{CC}	+5V
DBIN	DBIN (FROM 8080)	GND	0 VOLTS



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to 125°C
Storage Temperature	-65°C to 150°C
Supply Voltage, V_{CC}	-0.5V to +7V
Input Voltage	-1.0V to +7V
Output Current	100mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to 125°C ; $V_{CC} = 5\text{V} \pm 10\%$.

Symbol	Parameter	Limits		Unit	Test Conditions
		Min.	Max.		
V_C	Input Clamp Voltage, All Inputs		-1.2	V	$I_C = -5\text{mA}$
I_F	Input Load Current, STSTB		500	μA	$V_F = 0.4\text{V}$
	D ₂ , D ₆		750	μA	
	D ₀ , D ₁ , D ₄ , D ₅ , D ₇		250	μA	
	All Other Inputs		250	μA	
I_R	Input Leakage Current DB ₀ - D ₇		20	μA	$V_R = 5.5\text{V}$
	All Other Inputs		100	μA	
V_{TH}	Input Threshold Voltage, All Inputs	0.8	2.0	V	$V_{CC} = 5\text{V}$
I_{CC}	Power Supply Current		210	mA	
V_{OL}	Output Low Voltage, D ₀ - D ₇		.5	V	$I_{OL} = 2\text{mA}$
	All Other Outputs		.5	V	$I_{OL} = 10\text{mA}$
V_{OH}	Output High Voltage, D ₀ - D ₇	3.3		V	$I_{OH} = -10\mu\text{A}$
	All Other Outputs	2.4		V	$I_{OH} = -1\text{mA}$
I_{OS}	Short Circuit Current, All Outputs	15	90	mA	$V_{CC} = 5\text{V}$
I_O (off)	Off State Output Current, All Controls Outputs		100	μA	$V_O = 5.5\text{V}$
			-100	μA	$V_O = .45\text{V}$
I_{INT}	INTA Current		5	mA	(See Figure 1)

Note 1: Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.

MILITARY TEMP.

CAPACITANCE This parameter is periodically sampled and not 100% tested.

Symbol	Parameter	Limits			Unit
		Min.	Typ.[1]	Max.	
C _{IN}	Input Capacitance		8	12	pF
C _{OUT}	Output Capacitance Control Signals		7	15	pF
I/O	I/O Capacitance (D or DB)		8	15	pF

TEST CONDITIONS: V_{BIAS} = 2.5V, V_{CC} = 5.0V, T_A = 25°C, f = 1 MHz.

Note 2: For D₀-D₇: R₁ = 4KΩ, R₂ = ∞Ω,
C_L = 25pF. For all other outputs:
R₁ = 500Ω, R₂ = 1KΩ, C_L = 100pF.






Figure 1. INTA Test Circuit (for RST 7)

A.C. CHARACTERISTICS T_A = -55°C to 125°C; V_{CC} = 5V ±10%.

Symbol	Parameter	Limits		Units	Condition
		Min.	Max.		
t _{PW}	Width of Status Strobe	25		ns	
t _{SS}	Setup Time, Status Inputs D ₀ -D ₇	8		ns	
t _{SH}	Hold Time, Status Inputs D ₀ -D ₇	5		ns	
t _{DC}	Delay from \overline{STSTB} to any Control Signal	20	75	ns	C _L = 100pF
t _{RR}	Delay from DBIN to Control Outputs		30	ns	C _L = 100pF
t _{RE}	Delay from DBIN to Enable/Disable 8080 Bus		45	ns	C _L = 25pF
t _{RD}	Delay from System Bus to 8080 Bus during Read		45	ns	C _L = 25pF
t _{WR}	Delay from \overline{WR} to Control Outputs	5	60	ns	C _L = 100pF
t _{WE}	Delay to Enable System Bus DB ₀ -DB ₇ after \overline{STSTB}		30	ns	C _L = 100pF
t _{WD}	Delay from 8080 Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ during Write	5	40	ns	C _L = 100pF
t _E	Delay from System Bus Enable to System Bus DB ₀ -DB ₇		30	ns	C _L = 100pF
t _{HD}	HLDA to Read Status Outputs		25	ns	C _L = 100pF
t _{DS}	Setup Time, System Bus Inputs to HLDA	10		ns	
t _{DH}	Hold Time, System Bus Inputs to HLDA	20		ns	



MILITARY TEMP.




Figure 2. M8080A CPU Interface





Figure 3. Status Word Chart

MILITARY TEMP.

WAVEFORMS



VOLTAGE MEASUREMENT POINTS: D₀-D₇ (when outputs) Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.



M8251

PROGRAMMABLE COMMUNICATION INTERFACE

■ Synchronous and Asynchronous Operation


- **Synchronous:**
 - 5-8 Bit Characters
 - Internal or External Character Synchronization
 - Automatic Sync Insertion

- **Asynchronous:**
 - 5-8 Bit Characters
 - Clock Rate — 1, 16 or 64 Times Baud Rate
 - Break Character Generation
 - 1, 1½, or 2 Stop Bits
 - False Start Bit Detection


- **Baud Rate — DC to 56k Baud (Sync Mode)**
DC to 8.1k Baud (Async Mode)
- **Full Duplex, Double Buffered, Transmitter and Receiver**
- **Error Detection — Parity, Overrun, and Framing**
- **Fully Compatible with 8080 CPU**
- **All Inputs and Outputs Are TTL Compatible**
- **Full Military Temperature Range**
-55° C to +125° C
- **±10% Power Supply Tolerance**

The M8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION



M8251 BLOCK DIAGRAM



Pin Name	Pin Function
D ₇ D ₀	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxDY	Receiver Ready (has character for 8080)
TxDY	Transmitter Ready (ready for char. from 8080)

Pin Name	Pin Function
DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET	Sync Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
Vcc	+5 Volt Supply
GND	Ground

MILITARY TEMP.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -55°C to +125°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to GND -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

T_A = -55°C to +125°C; V_{CC} = 5.0V ±10%; GND = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.8	V	
V _{IH}	Input High Voltage	2.0		V _{CC}	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -100µA
I _{DL}	Data Bus Leakage			50 10	µA µA	V _{OUT} = .45V V _{OUT} = V _{CC}
I _{LI}	Input Load Current			10	µA	V _{IN} = 5.5V
I _{CC}	Power Supply Current		45	80		

CAPACITANCE

T_A = 25°C; V_{CC} = GND = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance			10	pF	f _c = 1MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to GND.

TEST LOAD CIRCUIT:





Figure 1.

TYPICAL Δ OUTPUT DELAY VS. Δ CAPACITANCE (dB)



A.C. CHARACTERISTICS [2]

 $T_A = -55^\circ\text{C to } +125^\circ\text{C}; V_{CC} = 5.0\text{V} \pm 10\%; \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t_{CY}	Clock Period	.420		1.35	μs	
$t_{\phi W}$	Clock Pulse Width	220			ns	
$t_{R,TF}$	Clock Rise and Fall Time	0		50	ns	
t_{WR}	$\overline{\text{WRITE}}$ Pulse Width	400			ns	
t_{DS}	Data Set-Up Time for $\overline{\text{WRITE}}$	200			ns	
t_{DH}	Data Hold Time for $\overline{\text{WRITE}}$	40			ns	
t_{AW}	Address Stable before $\overline{\text{WRITE}}$	20			ns	
t_{WA}	Address Hold Time for $\overline{\text{WRITE}}$	20			ns	
t_{RD}	READ Pulse Width	430			ns	
t_{DD}	Data Delay from $\overline{\text{READ}}$			350	ns	
t_{DF}	$\overline{\text{READ}}$ to Data Floating [3]	25		200	ns	$C_L = 15\text{pF to } 100\text{pF}$
t_{AR}	Address (CE, $\overline{\text{C/D}}$) Stable before $\overline{\text{READ}}$	50			ns	
t_{RA}	Address (CE, $\overline{\text{C/D}}$) Hold Time for $\overline{\text{READ}}$	5			ns	
t_{DTx}	TxD Delay from Falling Edge of TxC			1	μs	
t_{SRx}	Rx Data Set-Up Time to Sampling Pulse	2			μs	
t_{HRx}	Rx Data Hold Time to Sampling Pulse	2			μs	
f_{Tx} [1]	Transmitter Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 529	KHz KHz	
f_{Rx} [1]	Receiver Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 529	KHz KHz	
t_{Tx}	TxDY Delay from Center of Data Bit			16	CLK Period	
t_{Rx}	RxDY Delay from Center of Data Bit	15		20	CLK Period	
t_{IS}	Internal Syndet Delay from Center of Data Bit	20		25	CLK Period	
t_{ES}	External Syndet Set-Up Time before Falling Edge of Rx C			16	CLK Period	

Note 1: The Tx C and Rx C frequencies have the following limitation with respect to CLK.


For ASYNC Mode, t_{Tx} or $t_{Rx} \geq 4.5 t_{CY}$

For SYNC Mode, t_{Tx} or $t_{Rx} \geq 30 t_{CY}$

2. AC timings are measured at $V_{OH} = 2.0\text{V}$, $V_{OL} = 0.8\text{V}$, and load circuit of Figure 1.

3. Float timings are measured at $V_{OH} = 2.48\text{V}$, $V_{OL} = 2.08\text{V}$

Figure 1. Test Load Circuit.



WAVEFORMS (See 8251 Waveforms, page 10-155)



MILITARY TEMP.


M8255A PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with MCS-80™ Microprocessor Family
- Full Military Temperature Range
– 55°C to + 125°C
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- ± 10% Power Supply Tolerance

The Intel® M8255A is a general purpose programmable I/O device designed for use with microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.

Other features of the M8255A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A ₀ , A ₁	PORT ADDRESS
PA ₇ -PA ₀	PORT A (BIT)
PB ₇ -PB ₀	PORT B (BIT)
PC ₇ -PC ₀	PORT C (BIT)
V _{CC}	+5 VOLTS
GND	0 VOLTS

M8255A BLOCK DIAGRAM



MILITARY TEMP.

ABSOLUTE MAXIMUM RATINGS*


Ambient Temperature Under Bias -55°C to +125°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to GND -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS T_A = -55°C to +125°C; V_{CC} = +5V ±10%; GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC}	V	
V _{OL} (DB)	Output Low Voltage (Data Bus)		0.45	V	I _{OL} = 2.5mA
V _{OL} (PER)	Output Low Voltage (Peripheral Port)		0.45	V	I _{OL} = 1.7mA
V _{OH} (DB)	Output High Voltage (Data Bus)	2.4		V	I _{OH} = -400μA
V _{OH} (PER)	Output High Voltage (Peripheral Port)	2.4		V	I _{OH} = -200μA
I _{DAR} ^[1]	Darlington Drive Current	-1.0	-4.0	mA	
I _{CC}	Power Supply Current		120	mA	
I _{IL}	Input Load Current		±10	μA	V _{IN} = V _{CC} to 0V
I _{OFL}	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V

Note 1: Available on any 8 pins from Port B and C.



A.C. CHARACTERISTICS T_A = -55°C to +125°C, V_{CC} = +5V ±10%; GND = 0V

SYMBOL	PARAMETER	8255A		UNIT
		MIN.	MAX.	
t _{AR}	Address Stable Before READ	0		ns
t _{RA}	Address Stable After READ	0		ns
t _{RR}	READ Pulse Width	300		ns
t _{RD}	Data Valid From READ ^[1]		250	ns
t _{DF}	Data Float After READ	10	150	ns
t _{RV}	Time Between READs and/or WRITEs	850		ns
t _{AW}	Address Stable Before WRITE	0		ns
t _{WA}	Address Stable After WRITE	20		ns
t _{WW}	WRITE Pulse Width	400		ns
t _{DW}	Data Valid to WRITE (T.E.)	100		ns
t _{WD}	Data Valid After WRITE	30		ns
t _{WB}	WR = 1 to Output ^[1]		350	ns
t _{IR}	Peripheral Data Before RD	0		ns
t _{HR}	Peripheral Data After RD	0		ns
t _{AK}	ACK Pulse Width	300		ns
t _{ST}	STB Pulse Width	500		ns
t _{PS}	Per. Data Before T.E. of STB	0		ns

MILITARY

MILITARY TEMP.

t_{PH}	Per. Data After T.E. of STB	180		ns
t_{AD}	ACK = 0 to Output ¹		300	ns
t_{KD}	ACK = 1 to Output Float	20	250	ns
t_{WOB}	WR = 1 to OBF = 0 ¹		650	ns
t_{AOB}	ACK = 0 to OBF = 1 ¹		350	ns
t_{SIB}	STB = 0 to IBF = 1 ¹		300	ns
t_{RIB}	RD = 1 to IBF = 0 ¹		300	ns
t_{RIT}	RD = 0 to INTR = 0 ¹		400	ns
t_{SIT}	STB = 1 to INTR = 1 ¹		300	ns
t_{AIT}	ACK = 1 to INTR = 1 ¹		350	ns
t_{WIT}	WR = 0 to INTR = 0 ¹		850	ns

Notes:

1. Test condition: 8255A: $C_L = 100\text{pF}$
2. Period of Reset pulse must be at least $50\mu\text{F}$ during or after power on. Subsequent Reset pulse can be 500ns min.

CAPACITANCE $T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND

Figure 31. Test Load Circuit




Figure 32. MODE 2 (Bidirectional)

MILITARY

M8085A SINGLE CHIP 8-BIT N-CANNEL MICROPROCESSOR

- **Single +5V Power Supply**
- **100% Software Compatible with 8080A**
- **1.3 μ s Instruction Cycle**
- **On-Chip Clock Generator (with External Crystal, LC or RC Network)**
- **On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control**
- **Four Vectored Interrupt Inputs (One is non-Maskable) Plus an 8080A-compatible interrupt**
- **Serial In/Serial Out Port**
- **Decimal, Binary and Double Precision Arithmetic**
- **Direct Addressing Capability to 64k Bytes of Memory**

The Intel® M8085A is a complete 8-bit parallel Central Processing Unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed.

The M8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The M8085A uses a multiplexed data bus. The address is split between the 8-bit address bus and the 8-bit data bus.




Figure 1. M8085A CPU Functional Block Diagram.

PRELIMINARY

Notice: This is not a final product. Some parameter limits are subject to change.




Figure 2. M8085A Pinout Diagram

M8085A FUNCTIONAL PIN DESCRIPTION

The following describes the function of each pin:

Symbol **Function**
A₈-A₁₅
(Output, 3-state) Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.

AD₀₋₇
(Input/Output, 3-state) Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.

ALE
(Output) Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.

S₀, S₁, and IO/M
(Output) Machine cycle status:

IO/M	S ₁	S ₀	Status
0	0	1	Memory write
0	1	0	Memory read
1	0	1	I/O write
1	1	0	I/O read
0	1	1	Opcode fetch
1	1	1	Interrupt Acknowledge
*	0	0	Halt
*	X	X	Hold
*	X	X	Reset

* = 3-state (high impedance)
 X = unspecified

Symbol **Function**
S₁
(Output, 3-state) S₁ can be used as an advanced R/W status. IO/M, S₀ and S₁ become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.

RD
(Output, 3-state) READ control: A low level on \overline{RD} indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

WR
(Output, 3-state) WRITE control: A low level on \overline{WR} indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of \overline{WR} . 3-stated during Hold and Halt modes and during RESET.

READY
(Input) If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.

HOLD
(Input) HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, \overline{RD} , \overline{WR} , and IO/M lines are 3-stated.

HLDA
(Output) HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.

INTR
(Input) INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an \overline{INTA} will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.



M8085A FUNCTIONAL PIN DESCRIPTION (Continued)

<u>Symbol</u>	<u>Function</u>	<u>Symbol</u>	<u>Function</u>
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) \overline{RD} during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.		Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as $\overline{RESET\ IN}$ is applied.
RST 5.5 RST 6.5 RST 7.5 (Inputs)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.	RESET OUT (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 1.)	X₁, X₂ (Input)	X ₁ and X ₂ are connected to a crystal, LC, or RC network to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. $\overline{RESET\ IN}$ is a	CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
		SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
		SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
		V_{CC}	+5 volt supply.
		V_{SS}	Ground Reference.

TABLE 1. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

- (1) The processor pushes the PC on the stack before branching to the indicated address.
- (2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The M8085A is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single +5 volt supply. Its basic clock speed is 3 MHz, thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085A), a RAM/IO (8156), and a ROM or EPROM/IO chip (8355 or 8755A).

The M8085A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The M8085A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The M8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The M8085A provides \overline{RD} , \overline{WR} , S_0 , S_1 , and IO/\overline{M} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. HOLD, READY, and all Interrupts are synchronized with the processor's internal clock. The M8085A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the M8085A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

INTERRUPT AND SERIAL I/O

The M8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The non-maskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. (See Section 2.2.7.) The RST 7.5 request flip-flop remains

set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the M8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 4.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP — highest priority, RST 7.5, RST 6.5, RST 5.5, INTR — lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both *edge and level sensitive*. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the M8085A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.




Figure 3. TRAP and RESET IN Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5-7.5 will provide current Interrupt Enable status, revealing that interrupts are disabled. See the description of the RIM instruction in Chapter 4.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.

BASIC SYSTEM TIMING

The M8085A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 4 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines ($\overline{IO/\overline{M}}$, S_1 , S_0) and the three control signals (\overline{RD} , \overline{WR} , and \overline{INTA}). (See Table 2.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T_1 state, at the outset of each machine cycle. Control lines \overline{RD} and \overline{WR} become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of \overline{READY} or \overline{HOLD} inputs). Any T state must be one of ten possible states, shown in Table 3.

TABLE 2. M8085A MACHINE CYCLE CHART

MACHINE CYCLE	STATUS			CONTROL		
	$\overline{IO/\overline{M}}$	S_1	S_0	\overline{RD}	\overline{WR}	\overline{INTA}
OPCODE FETCH (OF)	0	1	1	0	1	1
MEMORY READ (MR)	0	1	0	0	1	1
MEMORY WRITE (MW)	0	0	1	1	0	1
I/O READ (IOR)	1	1	0	0	1	1
I/O WRITE (IOW)	1	0	1	1	0	1
ACKNOWLEDGE OF INTR (INA)	1	1	1	1	1	0
BUS IDLE (BI): DAD	0	1	0	1	1	1
ACK. OF RST_TRAP	1	1	1	1	1	1
HALT	TS	0	0	TS	TS	1

TABLE 3. M8085A MACHINE STATE CHART

Machine State	Status & Buses				Control		
	S_1, S_0	$\overline{IO/\overline{M}}$	A_8-A_{15}	AD_0-AD_7	$\overline{RD}, \overline{WR}$	\overline{INTA}	ALE
T_1	X	X	X	X	1	1	1*
T_2	X	X	X	X	X	X	0
T_{WAIT}	X	X	X	X	X	X	0
T_3	X	X	X	X	X	X	0
T_4	1	0†	X	TS	1	1	0
T_5	1	0†	X	TS	1	1	0
T_6	1	0†	X	TS	1	1	0
T_{RESET}	X	TS	TS	TS	TS	1	0
T_{HALT}	0	TS	TS	TS	TS	1	0
T_{HOLD}	X	TS	TS	TS	TS	1	0

0 = Logic "0" TS = High Impedance
 1 = Logic "1" X = Unspecified

* ALE not generated during 2nd and 3rd machine cycles of DAD instruction.
 † $\overline{IO/\overline{M}} = 1$ during T_4-T_6 of INA machine cycle.




Figure 4. M8085A Basic System Timing

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TABLE 4. ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 4. D.C. CHARACTERISTICS

($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$; unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V_{IL}	Input Low Voltage	-0.5	+0.8	V	
V_{IH}	Input High Voltage	2.2	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 1.6\text{mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\mu\text{A}$
I_{CC}	Power Supply Current		200	mA	
I_{IL}	Input Leakage		+10	μA	$V_{in} = V_{CC}$
I_{LO}	Output Leakage		± 10	μA	$0.45\text{V} \leq V_{out} \leq V_{CC}$
V_{ILR}	Input Low Level, RESET	-0.5	+0.8	V	
V_{IHR}	Input High Level, RESET	2.4	$V_{CC} + 0.5$	V	
V_{HY}	Hysteresis, RESET	0.25		V	

TABLE 5. A.C. CHARACTERISTICS
 $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$

Symbol	Parameter	M8085A ^[2]		Units
		Min.	Max.	
t _{CYC}	CLK Cycle Period	320	2000	ns
t ₁	CLK Low Time	80		ns
t ₂	CLK High Time	120		ns
t _r ,t _f	CLK Rise and Fall Time		30	ns
t _{XKR}	X ₁ Rising to CLK Rising	30	120	ns
t _{XKF}	X ₁ Rising to CLK Falling	30	150	ns
t _{AC}	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		ns
t _{ACL}	A ₀₋₇ Valid to Leading Edge of Control	240		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575	ns
t _{AFR}	Address Float After Leading Edge of READ (INTA)		0	ns
t _{AL}	A ₈₋₁₅ Valid Before Trailing Edge of ALE ^[1]	115		ns
t _{ALL}	A ₀₋₇ Valid Before Trailing Edge of ALE	90		ns
t _{ARY}	READY Valid from Address Valid		220	ns
t _{CA}	Address (A _{8-A15}) Valid After Control	120		ns
t _{CC}	Width of Control Low ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{INTA}}$) Edge of ALE	400		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50		ns
t _{DW}	Data Valid to Trailing Edge of $\overline{\text{WRITE}}$	420		ns
t _{HABE}	HLDA to Bus Enable		210	ns
t _{HABF}	Bus Float After HLDA		210	ns
t _{HACK}	HLDA Valid to Trailing Edge of CLK	110		ns
t _{HDH}	HOLD Hold Time	0		ns
t _{HDS}	HOLD Setup Time to Trailing Edge of CLK	170		ns
t _{INH}	INTR Hold Time	0		ns
t _{INS}	INTR, RST, and TRAP Setup Time to Falling Edge of CLK	160		ns
t _{LA}	Address Hold Time After ALE	100		ns
t _{LC}	Trailing Edge of ALE to Leading Edge of Control	130		ns
t _{LCK}	ALE Low During CLK High	100		ns
t _{LDR}	ALE to Valid Data During Read		460	ns
t _{LDW}	ALE to Valid Data During Write		200	ns
t _{LL}	ALE Width	140		ns
t _{LRY}	ALE to READY Stable		110	ns

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TABLE 5. A.C. CHARACTERISTICS (Cont.)

Symbol	Parameter	M8085A ^[2]		Units
		Min.	Max.	
tRAE	Trailing Edge of $\overline{\text{READ}}$ to Re-Enabling of Address	150		ns
tRD	$\overline{\text{READ}}$ (or $\overline{\text{INTA}}$) to Valid Data		300	ns
tRV	Control Trailing Edge to Leading Edge of Next Control	400		ns
tRDH	Data Hold Time After $\overline{\text{READ}}$ $\overline{\text{INTA}}$ ^[7]	0		ns
tRYH	READY Hold Time	0		ns
tRYS	READY Setup Time to Leading Edge of CLK	110		ns
tWD	Data Valid After Trailing Edge of $\overline{\text{WRITE}}$	100		ns
tWDL	LEADING Edge of WRITE to Data Valid		40	ns

Notes:

1. A₈-A₁₅ address Specs apply to IO/ $\overline{\text{M}}$, S₀, and S₁ except A₈-A₁₅ are undefined during T₄-T₆ of OF cycle whereas IO/ $\overline{\text{M}}$, S₀, and S₁ are stable.
2. Test conditions: t_{cyc} = 320ns; C_L = 150pF.
3. For all output timing where C_L = 150pF use the following correction factors:
25pF ≤ C_L < 150pF: -0.10 ns/pF
150pF < C_L ≤ 300pF: +0.30 ns/pF
4. Output timings are measured with purely capacitive load.
5. All timings are measured at output voltage V_L = 0.8V, V_H = 2.0V, and 1.5V with 20ns rise and fall time on inputs.
6. To calculate timing specifications at other values of t_{cyc} use Table 6.
7. Data hold time is guaranteed under all loading conditions.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TABLE 6. BUS TIMING SPECIFICATION AS A T_{CYC} DEPENDENT

M8085A

t_{AL}	—	$(1/2) T - 45$	MIN
t_{LA}	—	$(1/2) T - 60$	MIN
t_{LL}	—	$(1/2) T - 20$	MIN
t_{LCK}	—	$(1/2) T - 60$	MIN
t_{LC}	—	$(1/2) T - 30$	MIN
t_{AD}	—	$(5/2 + N) T - 225$	MAX
t_{RD}	—	$(3/2 + N) T - 180$	MAX
t_{RAE}	—	$(1/2) T - 10$	MIN
t_{CA}	—	$(1/2) T - 40$	MIN
t_{DW}	—	$(3/2 + N) T - 60$	MIN
t_{WD}	—	$(1/2) T - 60$	MIN
t_{CC}	—	$(3/2 + N) T - 80$	MIN
t_{CL}	—	$(1/2) T - 110$	MIN
t_{ARY}	—	$(3/2) T - 260$	MAX
t_{HACK}	—	$(1/2) T - 50$	MIN
t_{HABF}	—	$(1/2) T + 50$	MAX
t_{HABE}	—	$(1/2) T + 50$	MAX
t_{AC}	—	$(2/2) T - 50$	MIN
t_1	—	$(1/2) T - 80$	MIN
t_2	—	$(1/2) T - 40$	MIN
t_{RV}	—	$(3/2) T - 80$	MIN
t_{LDR}	—	$(4/2) T - 180$	MAX

NOTE: N is equal to the total WAIT states.

$T = t_{CYC}$.






Figure 5. Clock Timing Waveform

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Read Operation



Write Operation



Read operation with Wait Cycle (Typical) — same READY timing applies to WRITE operation.




Figure 6. M8085A Bus Timing, With and Without Wait



PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

Hold Operation





Figure 7. M8085A Hold Timing



*I/O/M IS ALSO FLOATING DURING THIS TIME.

Figure 8. M8085A Interrupt and Hold Timing

TABLE 7. INSTRUCTION SET SUMMARY

Mnemonic	Description	Instruction Code(1)							Clock(2) Cycles	Mnemonic	Description	Instruction Code(1)							Clock(2) Cycles		
		D7	D6	D5	D4	D3	D2	D1				D0	D7	D6	D5	D4	D3	D2		D1	D0
MOVE, LOAD, AND STORE																					
MOV r1 r2	Move register to register	0	1	D	D	D	S	S	S	4	CPE	Call on parity even	1	1	1	0	1	1	0	0	9/18
MOV M r	Move register to memory	0	1	1	1	0	S	S	S	7	CPO	Call on parity odd	1	1	1	0	0	1	0	0	9/18
MOV r M	Move memory to register	0	1	D	D	D	1	1	0	7	RETURN										
MVI r	Move immediate register	0	0	D	D	0	1	1	0	7	RET	Return	1	1	0	0	1	0	0	1	10
MVI M	Move immediate memory	0	0	1	1	0	1	1	0	10	RC	Return on carry	1	1	0	1	1	0	0	0	6/12
LXI B	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10	RNC	Return on no carry	1	1	0	1	0	0	0	0	6/12
LXI D	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10	RZ	Return on zero	1	1	0	0	1	0	0	0	6/12
LXI H	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10	RNZ	Return on no zero	1	1	0	0	0	0	0	0	6/12
LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10	RP	Return on positive	1	1	1	1	0	0	0	0	6/12
STAX B	Store A indirect	0	0	0	0	0	0	1	0	7	RM	Return on minus	1	1	1	1	1	0	0	0	6/12
STAX D	Store A indirect	0	0	0	1	0	0	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	6/12
LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7	RPO	Return on parity odd	1	1	1	0	0	0	0	0	6/12
LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7	RESTART										
STA	Store A direct	0	0	1	1	0	0	1	0	13	RST	Restart	1	1	A	A	A	1	1	1	12
LDA	Load A direct	0	0	1	1	1	0	1	0	13	INPUT/OUTPUT										
SHLD	Store H & L direct	0	0	1	0	0	0	1	0	16	IN	Input	1	1	0	1	1	0	1	1	10
LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16	OUT	Output	1	1	0	1	0	0	1	1	10
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4	INCREMENT AND DECREMENT										
STACK OPS																					
PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12	INR r	Increment register	0	0	D	D	D	1	0	0	4
PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	12	DCR r	Decrement register	0	0	D	D	D	1	0	1	4
PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	12	INR M	Increment memory	0	0	1	1	0	1	0	0	10
PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	12	DCR M	Decrement memory	0	0	1	1	0	1	0	1	10
POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	1	10	INX B	Increment B & C registers	0	0	0	0	0	0	1	1	6
POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	1	10	INX D	Increment D & E registers	0	0	0	1	0	0	1	1	6
POP H	Pop register Pair H & L off stack	1	1	1	0	0	0	0	1	10	INX H	Increment H & L registers	0	0	1	0	0	0	1	1	6
POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10	INX SP	Increment stack pointer	0	0	1	1	0	0	1	1	6
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	16	DCX B	Decrement B & C	0	0	0	0	1	0	1	1	6
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	6	DCX D	Decrement D & E	0	0	0	1	1	0	1	1	6
JUMP																					
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10	DCX H	Decrement H & L	0	0	1	0	1	0	1	1	6
JC	Jump on carry	1	1	0	1	1	0	1	0	7/10	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	6
JNC	Jump on no carry	1	1	0	1	0	0	1	0	7/10	ADD										
JZ	Jump on zero	1	1	0	0	1	0	1	0	7/10	ADD r	Add register to A	1	0	0	0	0	S	S	S	4
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	7/10	A0C r	Add register to A with carry	1	0	0	0	1	S	S	S	4
JP	Jump on positive	1	1	1	1	0	0	1	0	7/10	ADD M	Add memory to A	1	0	0	0	0	1	1	0	7
JM	Jump on minus	1	1	1	1	1	0	1	0	7/10	A0C M	Add memory to A with carry	1	0	0	0	1	1	1	0	7
JPE	Jump on parity even	1	1	1	0	1	0	1	0	7/10	ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	7/10	ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	6	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
CALL																					
CALL	Call unconditional	1	1	0	0	1	1	0	1	18	DAD D	Add D & E to H & L	0	0	0	1	1	0	0	1	10
CC	Call on carry	1	1	0	1	1	1	0	0	9/18	DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
CNC	Call on no carry	1	1	0	1	0	1	0	0	9/18	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
CZ	Call on zero	1	1	0	0	1	1	0	0	9/18	SUBTRACT										
CNZ	Call on no zero	1	1	0	0	0	1	0	0	9/18	SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4
CP	Call on positive	1	1	1	1	0	1	0	0	9/18	SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4
CM	Call on minus	1	1	1	1	1	0	0	0	9/18	SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7
											SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
											SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
											SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
											LOGICAL										
											ANA r	And register with A	1	0	1	0	0	S	S	S	4

TABLE 7. INSTRUCTION SUMMARY (Cont.)

PRELIMINARY
 Notice: This is not a final document. Some parametric lines may be subject to change.

Mnemonic	Description	Instruction Code(1)								Clock(2)
		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANA M	And memory with A	1	0	1	0	0	1	1	0	7
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
Mnemonic	Description	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Clock(2)
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS										
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CONTROL										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable Interrupt	1	1	1	1	0	0	1	1	4
NOP	No-operation	0	0	0	0	0	0	0	0	4
HLT	Halt	0	1	1	1	0	1	1	0	5
NEW M8085A INSTRUCTIONS										
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	4

NOTES: 1. DDD or SSS: B 000. C 001. D 010. E 011. H 100. L 101. Memory 110. A 111.
 2. Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.

*All mnemonics copyright ©Intel Corporation 1977

M8155

2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER


- Military Temperature Range Operation (-55°C TO +125°C)
- 256 Word x 8 Bits
- Single +5V Power Supply
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8 Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Multiplexed Address and Data Bus
- 40 Pin DIP

The M8155 is a RAM and I/O chip to be used in the MCS-85™ microcomputer system. The RAM portion is designed with 2048 static cells organized as 256 x 8. It has a maximum access time of 400 ns to permit use with no wait states in the 8085A CPU.


The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

PIN CONFIGURATION



BLOCK DIAGRAM



M8155 PIN FUNCTIONS

Symbol	Function	Symbol	Function
RESET (input)	Pulse provided by the 8085A to initialize the system (connect to 8085A RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulses should typically be two 8085A clock cycle times.	ALE (input)	Address Latch Enable: This control signal latches both the address on the AD ₀₋₇ lines and the state of the Chip Enable and IO/M into the chip at the falling edge of ALE.
AD ₀₋₇ (input)	3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the M8155 on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/M input. The 8-bit data is either written into the chip or read from the chip, depending on the WR or RD input signal.	IO/M (input)	Selects memory if low and I/O and command/status registers if high.
CE (input)	Chip Enable: On the M8155, this pin is CE and is ACTIVE LOW.	PA ₀₋₇ (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
RD (input)	Read control: Input low on this line with the Chip Enable active enables and AD ₀₋₇ buffers. If IO/M pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/status registers will be read to the AD bus.	PB ₀₋₇ (8) (input/output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the command register.
WR (input)	Write control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending on IO/M.	PC ₀₋₅ (6) (input/output)	These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC ₀₋₅ are used as control signals, they will provide the following: PC ₀ — A INTR (Port A Interrupt) PC ₁ — ABF (Port A Buffer Full) PC ₂ — A STB (Port A Strobe) PC ₃ — B INTR (Port B Interrupt) PC ₄ — B BF (Port B Buffer Full) PC ₅ — B STB (Port B Strobe)
		TIMER IN (input)	Input to the counter-timer.
		TIMER OUT (output)	Timer output. This output can be either a square wave or a pulse depending on the timer mode.
		V _{CC}	+5 volt supply.
		V _{SS}	Ground Reference.

DESCRIPTION

The M8155 contains the following:

- 2k Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 6-bit I/O port (PC)
- 14-bit timer-counter

The IO/M (IO/Memory Select) pin selects either the five registers (Command, Status, PA₀₋₇, PB₀₋₇, PC₀₋₅) or the memory (RAM) portion. (See Figure 1.)

The 8-bit address on the Address/Data lines, Chip Enable input CE or CE, and IO/M are all latched on-chip at the falling edge of ALE.




Figure 1. M8155 Internal Registers

PRELIMINARY

Notice: This document is preliminary and subject to change. Same

PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation with the Chip Enable active and IO/M = 1. The meaning of each bit of the command byte is defined in Figure 2. The contents of the command register may never be read.




Figure 2. Command Register Bit Assignment

READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit; six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 3. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.




Figure 3. Status Register Bit Assignment

PRELIMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

INPUT/OUTPUT SECTION

The I/O section of the M8155 consists of five registers: (See Figure 4.)

- Command/Status Register (C/S)** — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are *not* accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD₀₋₇ lines.

- PA Register** — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA₀₋₇. The address of this register is XXXXX001.
- PB Register** — This register functions the same as PA Register. The I/O pins assigned are PB₀₋₇. The address of this register is XXXXX010.
- PC Register** — This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD₂ and AD₃ bits of the C/S register.

When PC₀₋₅ is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the M8155 sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 1.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STB	Input Control	Input Control

I/O ADDRESS [†]								SELECTION
A7	A6	A5	A4	A3	A2	A1	A0	
X	X	X	X	X	0	0	0	Interval Command/Status Register
X	X	X	X	X	0	0	1	General Purpose I/O Port A
X	X	X	X	X	0	1	0	General Purpose I/O Port B
X	X	X	X	X	0	1	1	Port C — General Purpose I/O or Control
X	X	X	X	X	1	0	0	Low-Order 8 bits of Timer Count
X	X	X	X	X	1	0	1	High 6 bits of Timer Count and 2 bits of Timer Mode

X: Don't Care.
 †: I/O Address must be qualified by $\overline{CE} = 0$ (M8155) and $IO/\overline{M} = 1$ in order to select the appropriate register.

Figure 4. I/O Port and Timer Addressing Scheme

Figure 5 shows how I/O PORTS A and B are structured within the M8155:




Figure 5. M8155 Port Functions

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

TABLE 1. TABLE OF PORT CONTROL ASSIGNMENT.

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)
PC3	Input Port	Output Port	Output Port	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B STB (Port B Strobe)

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

The outputs of the M8155 are "glitch-free" meaning that you can write a "1" to a bit position that was previously "1" and the level at the output pin will not change.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the M8155 is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of PORT C are structured like the diagram above in the simple input port or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Figure 6 shows how the M8155 I/O ports might be configured in a typical MCS-85 system.




Figure 6. Example: Command Register = 00111001

TIMER SECTION

The timer is a 14-bit down-counter that counts the TIMER IN pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register. (See Figure 4).

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 of the high order count register will specify the length of the next count and bits 14-15 of the high order register will specify the timer output mode (see Figure 7). The value loaded into the count length register can have any value from 2H through 3FFH in Bits 0-13.




Figure 7. Timer Format

There are four modes to choose from: M2 and M1 define the timer mode, as shown in Figure 9.





Figure 8. Timer Modes

Bits 6-7 (TM₂ and TM₁) of command register contents are used to start and stop the counter. There are four commands to choose from:

TM ₂	TM ₁	Command Description
0	0	NOP — Do not affect counter operation.
0	1	STOP — NOP if timer has not started; stop counting if the timer is running.
1	0	STOP AFTER TC — Stop immediately after present TC is reached (NOP if timer has not started)
1	1	START — Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (low) half-cycle, as shown in Figure 9.



NOTE: 5 AND 4 REFER TO THE NUMBER OF CLOCKS IN THAT TIME PERIOD

Figure 9. Asymmetrical Square-Wave Output Resulting from Count of 9

The counter in the M8155 is not initialized to any particular mode or count when hardware RESET occurs, but RESET does *stop* the counting. Therefore, counting cannot begin following RESET until a START command is issued via the C/S register.

Please note that the timer circuit on the M8155 chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by twos twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 (binary) or 2 (decimal). (For the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8085A be used.) After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

1. Stop the count
2. Read in the 16-bit value from the count length registers
3. Reset the upper two mode bits
4. Reset the carry and rotate right one position all 16 bits through carry
5. If carry is set, add 1/2 of the full original count (1/2 full count — 1 if full count is odd).

Note: If you started with an odd count and you read the count length register before the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the M8155 always counts out the right number of pulses in generating the TIMER OUT waveforms.

PRELIMINARY
 Notice: This document contains preliminary information. Some parameters are not final and may change without notice.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5W

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = -55°C to +125°C; V_{CC} = 5V ±10%)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 1.6mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400μA
I _{IL}	Input Leakage		±10	μA	V _{IN} = V _{CC} to 0V
I _{LO}	Output Leakage Current		±10	μA	0.45V ≤ V _{OUT} ≤ V _{CC}
I _{CC}	V _{CC} Supply Current		180	mA	
I _{IL} (CE)	Chip Enable Leakage M8155		+100	μA	V _{IN} = V _{CC} to 0V

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.


A.C. CHARACTERISTICS ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5V \pm 10\%$)

SYMBOL	PARAMETER	M8155		UNITS
		MIN.	MAX.	
t _{AL}	Address to Latch Set Up Time	50		ns
t _{LA}	Address Hold Time after Latch	80		ns
t _{LC}	Latch to READ/WRITE Control	100		ns
t _{RD}	Valid Data Out Delay from READ Control		170	ns
t _{AD}	Address Stable to Data Out Valid		400	ns
t _{LL}	Latch Enable Width	100		ns
t _{RDF}	Data Bus Float After READ	0	100	ns
t _{CL}	READ/WRITE Control to Latch Enable	20		ns
t _{CC}	READ/WRITE Control Width	250		ns
t _{DW}	Data In to WRITE Set Up Time	150		ns
t _{WD}	Data In Hold Time After WRITE	0		ns
t _{RV}	Recovery Time Between Controls	300		ns
t _{WP}	WRITE to Port Output		400	ns
t _{PR}	Port Input Setup Time	70		ns
t _{RP}	Port Input Hold Time	50		ns
t _{SBF}	Strobe to Buffer Full		400	ns
t _{SS}	Strobe Width	200		ns
t _{RBE}	READ to Buffer Empty		400	ns
t _{SI}	Strobe to INTR On		400	ns
t _{RDI}	READ to INTR Off		400	ns
t _{PSS}	Port Setup Time to Strobe Strobe	50		ns
t _{PHS}	Port Hold Time After Strobe	120		ns
t _{SBE}	Strobe to Buffer Empty		400	ns
t _{WBF}	WRITE to Buffer Full		400	ns
t _{WI}	WRITE to INTR Off		400	ns
t _{TL}	TIMER-IN to $\overline{\text{TIMER-OUT}}$ Low		400	ns
t _{TH}	TIMER-IN to $\overline{\text{TIMER-OUT}}$ High		400	ns
t _{RDE}	Data Bus Enable from READ Control	10		ns
t ₁	TIMER-IN Low Time	80		ns
t ₂	TIMER-IN High Time	120		ns

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

WAVEFORMS

a. Read Cycle



b. Write Cycle





Figure 10. M8155 Read/Write Timing Diagrams



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

a. Strobed Input Mode



b. Strobed Output Mode






Figure 11. Strobed I/O Timing

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

a. Basic Input Mode




b. Basic Output Mode



*DATA BUS TIMING IS SHOWN IN FIGURE 7.

Figure 12. Basic I/O Timing Waveform



NOTE 1: THE TIMER OUTPUT IS PERIODIC IF IN AN AUTOMATIC RELOAD MODE (M_1 MODE BIT = 1)


Figure 13. Timer Output Waveform Countdown from 5 to 1

M8257 PROGRAMMABLE DMA CONTROLLER

- Full Military Temp. Range
– 55°C to 125°C
- Terminal Count and Modulo 128 Outputs
- 4-Channel DMA Controller
- Single TTL Clock
- Priority DMA Request Logic
- Single + 5V Supply
- Channel Inhibit Logic
- Auto Load Mode

The Intel® M8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus is accomplished via the CPU's hold function. The M8257 has priority logic that resolves the peripherals requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers. The M8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS	AEN	ADDRESS ENABLE
A ₇ -A ₀	ADDRESS BUS	ADSTB	ADDRESS STROBE
I/ØR	I/O READ	TC	TERMINAL COUNT
I/ØW	I/O WRITE	MARK	MODULO 128 MARK
MEMR	MEMORY READ	DRQ ₃ -DRQ ₀	DMA REQUEST INPUT
MEMW	MEMORY WRITE	DACK ₃ , DACK ₀	DMA ACKNOWLEDGE OUT
CLK	CLOCK INPUT	CS	CHIP SELECT
RESET	RESET INPUT	V _{cc}	+5 VOLTS
READY	READY	GND	GROUND
HRQ	HOLD REQUEST (TO 8080A)		
HLDA	HOLD ACKNOWLEDGE (FROM 8080A)		

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias - 55°C to 125°C
 Storage Temperature - 65°C to + 150°C
 Voltage on Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = +5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
V_{IL}	Input Low Voltage	-0.5	0.8	Volts	
V_{IH}	Input High Voltage	2.2	$V_{CC} + 0.5$	Volts	
V_{OL}	Output Low Voltage		0.45	Volts	$I_{OL} = 1.6 \text{ mA}$
V_{OH}	Output High Voltage	2.4	V_{CC}	Volts	$I_{OH} = -150\mu\text{A}$ for AB, DB and AEN $I_{OH} = -80\mu\text{A}$ for others
V_{HH}	HRQ Output High Voltage	3.3	V_{CC}	Volts	$I_{OH} = -80\mu\text{A}$
I_{CC}	V_{CC} Current Drain		120	mA	
I_{IL}	Input Leakage		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OFL}	Output Leakage During Float		± 10	μA	$V_{OUT} = V_{CC}$ to 0V

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
C_{IN}	Input Capacitance			10	pF	$f_c = 1 \text{ MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.

A.C. CHARACTERISTICS: PERIPHERAL (SLAVE) MODE

$T_A = -55^{\circ}\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$; $\text{GND} = 0\text{V}$ (Note 1).

8080 Bus Parameters

Read Cycle:

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
T_{AR}	Adr or $\overline{\text{CS}}\downarrow$ Setup to $\overline{\text{RD}}\downarrow$	0		ns	
T_{RA}	Adr or $\overline{\text{CS}}\uparrow$ Hold from $\overline{\text{RD}}\uparrow$	0		ns	
T_{RD}	Data Access from $\overline{\text{RD}}\downarrow$	0	300	ns	(Note 2)
T_{DF}	DB \rightarrow Float Delay from $\overline{\text{RD}}\uparrow$	20	150	ns	
T_{RR}	$\overline{\text{RD}}$ Width	250		ns	

Write Cycle:

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
T_{AW}	Adr Setup to $\overline{\text{WR}}\downarrow$	20		ns	
T_{WA}	Adr Hold from $\overline{\text{WR}}\uparrow$	35		ns	
T_{DW}	Data Setup to $\overline{\text{WR}}\uparrow$	200		ns	
T_{WD}	Data Hold from $\overline{\text{WR}}\uparrow$	0		ns	
T_{WW}	$\overline{\text{WR}}$ Width	175		ns	


Other Timing:

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
T_{RSTW}	Reset Pulse Width	300		ns	
T_{RSTD}	Power Supply \uparrow (V_{CC}) Setup to Reset \downarrow	500		μs	
T_r	Signal Rise Time		20	ns	
T_f	Signal Fall Time		20	ns	
T_{RSTS}	Reset to First $\overline{\text{IOWR}}$	2		t_{CY}	


Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V
 2. M8257: $C_L = 100\text{ pF}$, 8257-5: $C_L = 150\text{ pF}$.

M8257 PERIPHERAL MODE TIMING DIAGRAMS


Write Timing:




Reset Timing:



Read Timing:



Input Waveform for A.C. Tests:



A.C. CHARACTERISTICS: DMA (MASTER) MODE

$T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = +5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$

Timing Requirements

Symbol	Parameter	Min.	Max.	Unit
T_{CY}	Cycle Time (Period)	0.320	4	μs
T_θ	Clock Active (High)	120	.8 T_{CY}	ns
T_{QS}	DRQ \uparrow Setup to $\theta\downarrow$ (S1, S4)	120		ns
T_{QH}	DRQ \downarrow Hold from HLDA \uparrow (4)	0		ns
T_{HS}	HLDA \uparrow or \downarrow Setup to $\theta\downarrow$ (S1, S4)	100		ns
T_{RS}	READY Setup Time to $\theta\uparrow$ (S3, Sw)	30		ns
T_{RH}	READY Hold Time from $\theta\uparrow$ (S3, Sw)	20		ns

Note: 4. Tracking Parameter.

Tracking Parameters

Signals labeled as Tracking Parameters (footnotes 4-7 under A.C. Specifications) are signals that follow similar paths through the silicon die. The propagation speed of these signals varies in the manufacturing process but the relationship between all these parameters is constant. The variation is less than or equal to 50 ns.

Suppose the following timing equation is being evaluated,

$$T_{A(\text{MIN})} + T_{B(\text{MAX})} \leq 150 \text{ ns}$$

and only minimum specifications exist for T_A and T_B . If $T_{A(\text{MIN})}$ is used, and if T_A and T_B are tracking parameters, $T_{B(\text{MAX})}$ can be taken as $T_{B(\text{MIN})} + 50 \text{ ns}$.

$$T_{A(\text{MIN})} + (T_{B(\text{MIN})} + 50 \text{ ns}) \leq 150 \text{ ns}$$

*if T_A and T_B are tracking parameters

PRELIMINARY
 Notice: This is not a final specification. Some parameter limits are subject to change.

A.C. CHARACTERISTICS: DMA (MASTER) MODE

$T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = +5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$

Timing Responses

Symbol	Parameter	Min.	Max.	Unit
T_{DQ}	HRQ \uparrow or \downarrow Delay from $\theta(S1, S4)$ (measured at 2.0V) ^[1]		180	ns
T_{DQ1}	HRQ \uparrow or \downarrow Delay from $\theta(S1, S4)$ (measured at 3.3V) ^[3]		270	ns
T_{AEL}	AEN \uparrow Delay from $\theta(S1)$ ^[1]		300	ns
T_{AET}	AEN \downarrow Delay from $\theta(S1)$ ^[1]		200	ns
T_{AEA}	Adr(AB)(Active) Delay from AEN $\uparrow(S1)$ ^[4]	20		ns
T_{FAAB}	Adr(AB)(Active) Delay from $\theta(S1)$ ^[2]		270	ns
T_{AFAB}	Adr(AB)(Float) Delay from $\theta(S1)$ ^[2]		200	ns
T_{ASM}	Adr(AB)(Stable) Delay from $\theta(S1)$ ^[2]		250	ns
T_{AH}	Adr(AB)(Stable) Hold from $\theta(S1)$ ^[2]	$T_{ASM} - 50$		ns
T_{AHR}	Adr(AB)(Valid) Hold from $\overline{Rd}\uparrow(S1, S1)$ ^[4]	60		ns
T_{AHW}	Adr(AB)(Valid) Hold from $\overline{Wr}\uparrow(S1, S1)$ ^[4]	300		ns
T_{FADB}	Adr(DB)(Active) Delay from $\theta(S1)$ ^[2]		300	ns
T_{AFDB}	Adr(DB)(Float) Delay from $\theta(S2)$ ^[2]	$T_{STT} + 20$	250	ns
T_{ASS}	Adr(DB) Setup to AdrStb $\downarrow(S1-S2)$ ^[4]	100		ns
T_{AHS}	Adr(DB)(Valid) Hold from AdrStb $\downarrow(S2)$ ^[4]	50		ns
T_{STL}	AdrStb \uparrow Delay from $\theta(S1)$ ^[1]		200	ns
T_{STT}	AdrStb \downarrow Delay from $\theta(S2)$ ^[1]		160	ns
T_{SW}	AdrStb Width (S1-S2) ^[4]	$T_{CY} - 100$		ns
T_{ASC}	$\overline{Rd}\uparrow$ or $\overline{Wr}(\text{Ext})\downarrow$ Delay from AdrStb $\downarrow(S2)$ ^[4]	70		ns
T_{DBC}	$\overline{Rd}\uparrow$ or $\overline{Wr}(\text{Ext})\downarrow$ Delay from Adr(DB) (Float)(S2) ^[4]	20		ns
T_{AK}	DACK \uparrow or \downarrow Delay from $\theta(S2, S1)$ and TC/Mark \uparrow Delay from $\theta(S3)$ and TC/Mark \downarrow Delay from $\theta(S4)$ ^[1,5]		270	ns
T_{DCL}	$\overline{Rd}\downarrow$ or $\overline{Wr}(\text{Ext})\downarrow$ Delay from $\theta(S2)$ and $\overline{Wr}\downarrow$ Delay from $\theta(S3)$ ^[2,6]		250	ns
T_{DCT}	$\overline{Rd}\uparrow$ Delay from $\theta(S1, S1)$ and $\overline{Wr}\uparrow$ Delay from $\theta(S4)$ ^[2,7]		200	ns
T_{FAC}	\overline{Rd} or $\overline{Wr}(\text{Active})$ from $\theta(S1)$ ^[2]		300	ns
T_{AFC}	\overline{Rd} or $\overline{Wr}(\text{Float})$ from $\theta(S1)$ ^[2]		170	ns
T_{RWM}	\overline{Rd} Width (S2-S1 or S1) ^[4]	$2T_{CY} + T_\theta - 50$		ns
T_{VWM}	\overline{Wr} Width (S3-S4) ^[4]	$T_{CY} - 50$		ns
T_{VWME}	$\overline{Wr}(\text{Ext})$ Width (S2-S4) ^[4]	$2T_{CY} - 50$		ns


Notes: 1. Load = 1 TTL. 2. Load = 1 TTL + 50 pF. 3. Load = 1 TTL + ($R_L = 3.3\text{K}$), $V_{OH} = 3.3\text{V}$. 4. Tracking Parameter.
5. $\Delta T_{AK} < 50\text{ ns}$. 6. $\Delta T_{DCL} < 50\text{ ns}$. 7. $\Delta T_{DCT} < 50\text{ ns}$.

PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY
 Notice: This is not a final specification. Some parameters limits are subject to change.

DMA MODE WAVEFORMS

CONSECUTIVE CYCLES AND BURST MODE SEQUENCE



NOTE: The clock waveform is duplicated for clarity. The M8257 requires only one clock input.

Figure 12. Consecutive Cycles and Burst Mode Sequence

MILITARY

PRELIMINARY
 Notice: This is not a final specification. Some
 parametric limits are subject to change.




Figure 13. Control Override Sequence




Figure 14. Not Ready Sequence



M8259 PROGRAMMABLE INTERRUPT CONTROLLER


PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.
MILITARY TEMP.

- Full Military Temperature Range
- 55°C to + 125°C
- Eight Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes
- Individual Request Mask Capability
- Single + 5V Supply (No Clocks)
- 28-Pin Dual-In-Line Package
- Fully Compatible with Intel CPUs

The M8259 handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The M8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.


PIN CONFIGURATION



PIN NAMES

D ₇ -D ₀	DATA BUS (BI-DIRECTIONAL)
RD	READ INPUT
WR	WRITE INPUT
A ₀	COMMAND SELECT ADDRESS
CS	CHIP SELECT
CAS1-CAS0	CASCADE LINES
SP	SLAVE PROGRAM INPUT
INT	INTERRUPT OUTPUT
INTA	INTERRUPT ACKNOWLEDGE INPUT
IR0-IR7	INTERRUPT REQUEST INPUTS


BLOCK DIAGRAM




PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are subject to change.

WAVEFORMS


READ TIMING



WRITE TIMING



OTHER TIMING



NOTE: INTERRUPT REQUEST MUST REMAIN "HIGH" (AT LEAST) UNTIL LEADING EDGE OF FIRST INTA.

A.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = +5\text{V} \pm 10\%$ $\text{GND} = 0\text{V}$
BUS PARAMETERS**Read**

Symbol	Parameter	Min.	Max.	Unit
t_{AR}	$\overline{\text{CS}}/\text{A}_0$ Stable Before $\overline{\text{RD}}$ or $\overline{\text{INTA}}$	50		ns
t_{RA}	$\overline{\text{CS}}/\text{A}_0$ Stable After $\overline{\text{RD}}$ or $\overline{\text{INTA}}$	5		ns
t_{RR}	$\overline{\text{RD}}$ Pulse Width	420		ns
t_{RD}	Data Valid From $\overline{\text{RD}}/\overline{\text{INTA}}^{(1)}$		360	ns
t_{DF}	Data Float After $\overline{\text{RD}}/\overline{\text{INTA}}$	20	200	ns


Write

Symbol	Parameter	Min.	Max.	Unit
t_{AW}	A_0 Stable Before $\overline{\text{WR}}$	50		ns
t_{WA}	A_0 Stable After $\overline{\text{WR}}$	20		ns
t_{WW}	$\overline{\text{WR}}$ Pulse Width	420		ns
t_{DW}	Data Valid to $\overline{\text{WR}}$ (T.E.)	300		ns
t_{WD}	Data Valid After $\overline{\text{WR}}$	40		ns

Other Timings

Symbol	Parameter	Min.	Max.	Unit
t_{IW}	Width of Interrupt Request Pulse	100		ns
t_{INT}	$\text{INT}\uparrow$ After $\text{IR}\uparrow$	400		ns
t_{IC}	Cascade Line Stable After $\overline{\text{INTA}}\uparrow$	400		ns

Note 1: $C_L = 100$ pF.

INPUT WAVEFORMS FOR A.C. TESTS

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . - 55°C to + 125°C
 Storage Temperature - 65°C to + 150°C
 Voltage On Any Pin With Respect
 to Ground - 0.5V to + 7V
 Power Dissipation 1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


D.C. CHARACTERISTICS $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage		0.45	V	$I_{OL} = 2\text{ mA}$
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -400\ \mu\text{A}$
V_{OH-INT}	Interrupt Output High Voltage	2.4 3.5		V V	$I_{OH} = -400\ \mu\text{A}$ $I_{OH} = -50\ \mu\text{A}$
$I_{IL}(I_{R0-7})$	Input Leakage Current for I_{R0-7}		-300 10	μA μA	$V_{IN} = 0\text{V}$ $V_{IN} = V_{CC}$
I_{IL}	Input Leakage Current for Other Inputs		10	μA	$V_{IN} = V_{CC}$ to 0V
I_{OFL}	Output Float Leakage		± 10	μA	$V_{OUT} = 0.45\text{V}$ to V_{CC}
I_{CC}	V_{CC} Supply Current		100	mA	

CAPACITANCE $T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{ MHz}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS}

Read Status/Poll Mode



PRELIMINARY
Notice: This is not a final specification. Some
parametric limits are subject to change.





MILITARY TEMP

M8048/M8748/M8035

SINGLE COMPONENT 8-BIT MICROCOMPUTER

- *8048 Mask Programmable ROM
- *8748 User Programmable/Erasable EPROM
- *8035 External ROM or EPROM


- -55°C to +125°C Operation (M8048/M8035L)
- -55°C to +100°C Operation (M8748/M8035)
- 8-Bit CPU, ROM, RAM, I/O in Single Package
- Interchangeable ROM and EPROM Versions
- Single 5V Supply
- 2.5 µsec and 5.0 µsec Cycle Versions
All Instructions 1 or 2 Cycles.
- Over 90 Instructions: 70% Single Byte
- 1K x 8 ROM/EPROM
64 x 8 RAM
27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals
- Single Level Interrupt

The Intel® M8048/M8748/M8035/M8035L is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.


The M8048 contains a 1K x 8 program memory, a 64 x 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability, the M8048 can be expanded using standard memories and MCS-80™/MCS-85™ peripherals. The M8035 is the equivalent of an M8048 without program memory. The M8035L has the RAM power down mode of the M8048 while the M8035 does not. To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible* versions of this single component microcomputer exist: the M8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the M8048 with factory-programmed mask ROM program memory for low cost, high volume production, and the M8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The M8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


PIN CONFIGURATION



LOGIC SYMBOL




BLOCK DIAGRAM



MILITARY


MILITARY TEMP.

CRYSTAL OSCILLATOR MODE



CRYSTAL SERIES RESISTANCE SHOULD BE <75Ω AT 6 MHz, <180Ω AT 3.6 MHz.


DRIVING FROM EXTERNAL SOURCE



BOTH X1 AND X2 SHOULD BE DRIVEN. RESISTORS TO V_{CC} ARE NEEDED TO ENSURE V_{IH} = 3.8V IF TTL CIRCUITRY IS USED. THE MINIMUM HIGH AND THE MINIMUM LOW TIMES ARE 45%.

LC OSCILLATOR MODE

L	C	NOMINAL f
45 μH	20 pF	5.2 MHz
120 μH	20 pF	3.2 MHz



$$f \approx \frac{1}{2\pi\sqrt{LC}}$$

$$C' = \frac{C + 3C_{PP}}{2}$$

C_{PP} = 5 - 10 pF PIN-TO-PIN CAPACITANCE

EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

PROGRAMMING, VERIFYING, AND ERASING THE 8748 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8748 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. V_{DD} = 5v, Clock applied or internal oscillator operating, RESET = 0v, TEST 0 = 5v, EA = 5v, BUS and PROG floating.
2. Insert 8748 in programming socket
3. TEST 0 = 0v (select program mode)
4. EA = 23V (activate program mode)
5. Address applied to BUS and P20-1
6. RESET = 5v (latch address)
7. Data applied to BUS
8. V_{DD} = 25v (programming power)
9. PROG = 0v followed by one 50ms pulse to 23V
10. V_{DD} = 5v
11. TEST 0 = 5v (verify mode)
12. Read and verify data on BUS
13. TEST 0 = 0v
14. RESET = 0v and repeat from step 5
15. Programmer should be at conditions of step 1 when 8748 is removed from socket.

MILITARY

AC TIMING SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to $\overline{\text{RESET}}$ \uparrow	4tcy			
t _{WA}	Address Hold Time After $\overline{\text{RESET}}$ \downarrow	4tcy			
t _{DW}	Data in Setup Time to PROG \downarrow	4tcy			
t _{WD}	Data in Hold Time After PROG \downarrow	4tcy			
t _{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	4tcy			
t _{VDDW}	V _{DD}	4tcy			
t _{VDDH}	V _{DD} Hold Time After PROG \downarrow	0			
t _{PW}	Program Pulse Width	50	60	mS	
t _{TW}	Test 0 Setup Time for Program Mode	4tcy			
t _{WT}	Test 0 Hold Time After Program Mode	4tcy			
t _{DO}	Test 0 to Data Out Delay		4tcy		
t _{ww}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	4tcy			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μs	
t _{cy}	CPU Operation Cycle Time	5.0		μs	
t _{RE}	$\overline{\text{RESET}}$ Setup Time Before EA \uparrow .	4tcy			

Note: If Test 0 is high t_{DO} can be triggered by $\overline{\text{RESET}}$ \uparrow .


DC SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	24.0	26.0	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V _{PL}	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	8748
V _{EAH1}	EA1 Verify Voltage High Level	11.4	12.6	V	8048
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
I _{PROG}	PROG High Voltage Supply Current		16.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	


MILITARY TEMP.

WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



VERIFY MODE (ROM/EPROM)



NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e., ≠23V), OR IF T0 = 5V FOR THE 8748. FOR THE 8048 PROG MUST ALWAYS FLOAT.
2. X₁ AND X₂ DRIVEN BY 3 MHz CLOCK WILL GIVE 5μsec t_{cy}. THIS IS ACCEPTABLE FOR ALL PARTS.

The 8748 EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
2. Universal PROM Programmer (UPP Series) peripheral of the Intellec® Development System with a UPP-848 Personality Card.

MILITARY TEMP.

INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description	Bytes	Cycles
Accumulator	ADD A, R	Add register to A	1	1	Subroutine	CALL	Jump to subroutine	2	2
	ADD A, @R	Add data memory to A	1	1		RET	Return	1	2
	ADD A, #data	Add immediate to A	2	2		RETR	Return and restore status	1	2
	ADDC A, R	Add register with carry	1	1		Flags	CLR C	Clear carry	1
	ADDC A, @R	Add data memory with carry	1	1	CPL C		Complement carry	1	1
	ADDC A, #data	Add immediate with carry	2	2	CLR F0		Clear flag 0	1	1
	ANL A, R	And register to A	1	1	CPL F0		Complement flag 0	1	1
	ANL A, @R	And data memory to A	1	1	CLR F1		Clear flag 1	1	1
	ANL A, #data	And immediate to A	2	2	CPL F1		Complement flag 1	1	1
	ORL A, R	Or register to A	1	1	Data Moves	MOV A, R	Move register to A	1	1
	ORL A, @R	Or data memory to A	1	1		MOV A, @R	Move data memory to a	1	1
	ORL A, #data	Or immediate to A	2	2		MOV A, #data	Move immediate to A	2	2
	XRL A, R	Exclusive or register to A	1	1		MOV R, A	Move A to register	1	1
	XRL A, @R	Exclusive or data memory to A	1	1		MOV @R, A	Move A to data memory	1	1
	XRL A, #data	Exclusive or immediate to A	2	2		MOV R, #data	Move immediate to register	2	2
	INC A	Increment A	1	1		MOV @R, #data	Move immediate to data memory	2	2
	DEC A	Decrement A	1	1		MOV A, PSW	Move PSW to A	1	1
	CLR A	Clear A	1	1		MOV PSW, A	Move A to PSW	1	1
	CPL A	Complement A	1	1		XCH A, R	Exchange A and register	1	1
	DA A	Decimal adjust A	1	1		XCHA, @R	Exchange A and data memory	1	1
SWAP A	Swap nibbles of A	1	1	XCHD A, @R		Exchange nibble of A and register	1	1	
RL A	Rotate A left	1	1	MOVX A, @R	Move external data memory to A	1	2		
RLC A	Rotate A left through carry	1	1	MOVX @R, A	Move A to external data memory	1	2		
RR A	Rotate A right	1	1	MOVP A, @A	Move to A from current page	1	2		
RRC A	Rotate A right through carry	1	1	MOVP3 A, @A	Move to A from page 3	1	2		
Input/Output	IN A, P	Input port to A	1	2	Timer/Counter	MOV A, T	Read timer/counter	1	1
	OUTL P, A	Output A to port	1	2		MOV T, A	Load timer/counter	1	1
	ANL P, #data	And immediate to port	2	2		STRT T	Start timer	1	1
	ORL P, #data	Or immediate to port	2	2		STRT CNT	Start counter	1	1
	INS A, BUS	Input BUS to A	1	2		STOP TCNT	Stop timer/counter	1	1
	OUTL BUS, A	Output A to BUS	1	2		EN TCNTI	Enable timer/counter interrupt	1	1
	ANL BUS, #data	And immediate to BUS	2	2	DIS TCNTI	Disable timer/counter interrupt	1	1	
	ORL BUS, #data	Or immediate to BUS	2	2	Control	EN I	Enable external interrupt	1	1
MOVD A, P	Input expander port to A	1	2	DIS I		Disable external interrupt	1	1	
MOVD P, A	Output A to expander port	1	2	SEL RB0		Select register bank 0	1	1	
ANLD P, A	And A to expander port	1	2	SEL RB1		Select register bank 1	1	1	
ORLD P, A	Or A to expander port	1	2	SEL MB0		Select memory bank 0	1	1	
				SEL MB1		Select memory bank 1	1	1	
Registers	INC R	Increment register	1	1	ENT0 CLK	Enable clock output on T0	1	1	
	INC @R	Increment data memory	1	1	Branch	JMP addr	Jump unconditional	2	2
	DEC R	Decrement register	1	1		JMPP @A	Jump indirect	1	2
				DJNZ R, addr		Decrement register and skip	2	2	
				JC addr		Jump on carry = 1	2	2	
				JNC addr		Jump on carry = 0	2	2	
				JZ addr		Jump on A zero	2	2	
				JNZ addr		Jump on A not zero	2	2	
				JT0 addr		Jump on T0 = 1	2	2	
				JNT0 addr		Jump on T0 = 0	2	2	
				JT1 addr		Jump on T1 = 1	2	2	
				JNT1 addr		Jump on T1 = 0	2	2	
				JF0 addr		Jump on F0 = 1	2	2	
				JF1 addr	Jump on F1 = 1	2	2		
				JTF addr	Jump on timer flag	2	2		
				JNI addr	Jump on INT = 0	2	2		
				JBb addr	Jump on accumulator bit	2	2		
				NOP	No operation	1	1		

Mnemonics copyright Intel Corporation 1978

PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin#	Function
V _{SS}	20	Circuit GND potential	INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)
V _{DD}	26	Programming power supply; +25V during program, +5V during operation for both ROM and PROM. Low power standby pin in 8048 and 8035L.	\overline{RD}	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)
V _{CC}	40	Main power supply; +5V during operation and programming.	\overline{RESET}	4	Input which is used to initialize the processor. Also used during PROM programming verification, and power down. (Active low) (Non TTL V _{IH})
PROG	25	Program pulse (+23V) input pin during 8748 programming. Output strobe for 8243 I/O expander.	\overline{WR}	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
P20-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	\overline{PSEN}	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
DB ₀ -DB ₇ BUS	12-19	True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} . Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .	\overline{SS}	5	Single step input can be used in junction with ALE to "single step" the processor through each instruction. (Active low)
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENTO CLK instruction. T0 is also used during programming.	EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
			XTAL2	3	Other side of crystal input.


MILITARY TEMP.

A.C. CHARACTERISTICS (PORT 2 TIMING)

T_A = -55°C to (100°C 8748/8035/125°C 8048/8035L), V_{CC} = +5V ± 10%, V_{SS} = 0V

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CP}	Port Control Setup Before Falling Edge of PROG	115		ns	
t _{PC}	Port Control Hold After Falling Edge of PROG	65		ns	
t _{PR}	PROG to Time P2 Input Must Be Valid		860	ns	
t _{PF}	Input Data Hold Time	0	160	ns	
t _{DP}	Output Data Setup Time	230		ns	
t _{PD}	Output Data Hold Time	25		ns	
t _{PP}	PROG Pulse Width	920		ns	
t _{PL}	Port 2 I/O Data Setup	300		ns	
t _{LP}	Port 2 I/O Data Hold	120		ns	

PORT 2 TIMING



MILITARY TEMP.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	
8748/8035	-55°C to +100°C
8048/8035L	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect to Ground	
Power Dissipation	-0.5 to +7V
	1.5 Watt


*COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. AND OPERATING CHARACTERISTICS


T_A = -55°C to (100°C 8748/8035/125°C 8048/8035L), V_{CC} = V_{DD} = +5V ± 10%, V_{SS} = 0V

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage (All Except RESET, X1, X2)	-.5		.7	V	
V _{IL1}	Input Low Voltage (RESET, X1, X2)	-.5		.5	V	
V _{IH}	Input High Voltage (All Except XTAL1, XTAL 2, RESET)	2.3		V _{CC}	V	
V _{IH1}	Input High Voltage (RESET, X1, X2)	3.8		V _{CC}	V	
V _{OL}	Output Low Voltage (BUS, RD, WR, PSEN, ALE)			.45	V	I _{OL} = 1.2mA
V _{OL1}	Output Low Voltage (All Other Outputs)			.45	V	I _{OL} = 0.8mA
V _{OH}	Output High Voltage (BUS)	2.4			V	I _{OH} = -240µA
V _{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	I _{OH} = -50µA
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = -30µA
I _{LI}	Input Leakage Current (T1, INT)			± 10	µA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, SS)			-700	µA	V _{SS} + .45 ≤ V _{IN} ≤ V _{CC}
I _{LO}	Output Leakage Current (BUS, T0) (High Impedance State)			± 10	µA	V _{SS} + .45 ≤ V _{IN} ≤ V _{CC}
I _{DD}	V _{DD} Supply Current		10	25	mA	
I _{DD} + I _{CC}	Total Supply Current		80	155	mA	


BUS



P1, P2



BUS, P1, P2




MILITARY


MILITARY TEMP.

WAVEFORMS


Instruction Fetch From External Program Memory




Read From External Data Memory



Write to External Data Memory



Input and Output Waveforms for A.C. Tests



A.C. CHARACTERISTICS

T_A = -55°C to (100°C 8748/8035/125°C 8048/8035L), V_{CC} = V_{DD} = +5V ± 10%, V_{SS} = 0V

Symbol	Parameter	8048 8648 (Note 2) 8748/8035/8035L		8748 8035		Unit	Conditions (Note 1)
		Min.	Max.	Min.	Max.		
t _{LL}	ALE Pulse Width	200		300		ns	
t _{AL}	Address Setup to ALE	120		120		ns	
t _{LA}	Address Hold from ALE	80		80		ns	
t _{CC}	Control Pulse Width (PSEN, RD, WR)	400		600		ns	
t _{DW}	Data Setup before WR	420		600		ns	
t _{WD}	Data Hold After WR	80		120		ns	C _L = 20pF
t _{CY}	Cycle Time	2.5	15.0	4.17	15.0	μs	(3.6 MHz XTAL 8748/8035)
t _{DR}	Data Hold	0	200	0	200	ns	
t _{RD}	PSEN, RD to Data In		400		600	ns	
t _{AW}	Address Setup to WR	230		260		ns	
t _{AD}	Address Setup to Data In		600		900	ns	
t _{AFC}	Address Float to RD, PSEN	-40		-60		ns	
t _{CA}	Control Pulse to ALE	10		10		ns	

Note 1: Control outputs: C_L = 80 pF t_{CY} = 2.5 μs for 8048/8035L
 BUS Outputs: C_L = 150 pF 4.17 μs for 8748/8035



INTERNATIONAL SALES AND MARKETING OFFICES

3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 987-8080
TWX: 910-338-0026
TELEX: 34-6372

EUROPEAN MARKETING OFFICES

BELGIUM
Intel International Corp., S.A.*
Rou du Moulin à Papier 51
Boite 1
B-1160 Brussels
Tel: (02) 660 30 10
TELEX: 24814

FRANCE
Intel Corporation, S.A.R.L.*
5 Place de la Balance
Silio 223
14526 Rungla Cedex
Tel: (01) 687 22 21
TELEX: 270475

ORIENT MARKETING OFFICE

JAPAN
Intel Japan Corporation*
Flower Hill-Shinmachi East Bldg.
1-23-9, Shinmachi, Setagaya-ku
Tokyo 154
Tel: (03) 426-9261
TELEX: 781-28426

KOREA
Koram Digital
Room 411 Anji Bldg.
49-4 2-GA Hoehyun-Dong
Chung-Ku Seoul
Tel: 28-9123
TELEX: HANSINT K23542

INTERNATIONAL DISTRIBUTORS

AUSTRALIA
A.J.F. Systems & Components
PTY, LTD.
44 Prospect Rd.
Prospect 5052
South Australia 17005
Tel: 269-1244
TELEX: 62635

A.J.F. Systems & Components
PTY, LTD.
29 Devlin St.
Ryde, N.S.W. 2112
Tel: (02) 807-6878
TELEX: 24906

A.J.F. Systems & Components
PTY, LTD.
310 Queen St. Melbourne,
Victoria 3000
Tel: (03) 679-702
TELEX: 30270

Warburton Franki (Sydney) Pty. Ltd.
199 Parramatta Road
Auburn, N.S.W. 2114
Tel: 648-1711, 648-1381
TELEX: WARFRAN AA 22265

Warburton Franki Industries
(Melbourne) Pty. Ltd.
220 Park Street
South Melbourne, Victoria 3205
Tel: 699-4999
TELEX: WARFRAN AA 31370

Warburton Franki Pty. Ltd.
322 Grange Road, Kidman Park
South Australia 5025
Tel: 356-7333
TELEX: WARFRAN AA 92908

Warburton Franki (Perth) Pty. Ltd.
98-102 Belgrave St., Belmont
Western Australia 6104
Tel: 356-7000
TELEX: WARFRAN AA 92908

Warburton Franki (Brisbane) Pty. Ltd.
13 Chester St., Fortitude Valley
Queensland 4006
TELEX: WARFRAN AA 41052

Warburton O'Donnell Limited
372 Eastern Valley Way
Chatswood, New South Wales 2067
Tel: 407-3261
TELEX: AA 21299

AUSTRIA
Bäcker Elektronische Gerate GmbH
Rotenmuggasse 26
A 1120 Vienna
Tel: (0222) 83 63 96
TELEX: (01) 1532

Rekirsch Elektronik Gerate GmbH
Lichtensteinstrasse 97
A1090 Vienna
Tel: (222) 347646
TELEX: 74759

BELGIUM
Inelco Belgium S.A.
Avenue Vel Ducloux, 3
B-1160 Brussels
Tel: (02) 660 00 12
TELEX: 25441

BRAZIL
Ictron S.A.
05110-Av. Mutinga 3650
6 Andar
Pirituba-Sao Paulo
Tel: 261-0211
TELEX: (011) 222 ICO BR

COLOMBIA
Video National
Diagonal 34, rio, 5-62
Apartado Aereo 27599
Bogota
Tel: 36-37
TELEX: 43439 VINAT

ISRAEL
Intel Semiconductor Ltd.
P.O. Box 1659
Haifa
Tel: 972/452 4261
TELEX: 92246511

NETHERLANDS
Intel Semiconductor Nederland B.V.
Cometongebouw
Westblaak 106
3012 KM Rotterdam
Tel: (10) 148122
TELEX: 22283

SCANDINAVIA
Intel Denmark A/S*
Lyngbvej 32 2nd Floor
DK-2100 Copenhagen East
Tel: (01) 18 20 00
TELEX: 19567

Intel Gentilly AB*
Box 20092
Engelshovagen, 5
S-16120 Bromma
Sweden
Tel: (08) 98 53 90
TELEX: 12261

FINLAND
Oy Fintronic AB
Loennrotinkatu 35D
SF 00180
Helsinki 18
Tel: (00) 601155
TELEX: 123107

DENMARK
Lyngso Komponent A/S
Østmarken 4
DK-2860 Søborg
Tel: (01) 67 00 77
TELEX: 22990

Scandinavian Semiconductor
Supply A/S
Nannasgade 18
DK-2200 Copenhagen N
Tel: (01) 83 50 90
TELEX: 19037

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

FRANCE
Celdis
53, Rue Charlies Frerot
94251 Gentilly
Tel: 581.00.20/581.04.69
TELEX: 200 485 F

SCANDINAVIA (continued)
Intel Scandinavia A/S
P.O. Box 158
N-2040
Klofta, Norway
Tel: 47 2/281068
TELEX: 18018

Intel Scandinavia A/S
P.O. Box 17
Sannorinkuja, 3
SF-00400
Helsinki, Finland
Tel: 358 0/53 65 31
TELEX: 123232

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

Intel Corporation (U.K.) Ltd.
Tel: 358 0/53 65 31
TELEX: 123232

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ENGLAND
Intel Corporation (U.K.) Ltd.*
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB
Tel: (0865) 77 14 31
TELEX: 837203

ITALY
Intel Corporation Italia, S.P.A.
Corso Sempione 39
I-20146 Milano
Tel: 39/2/34.93.18F
TELEX: 311271

GERMANY
Intel Semiconductor GmbH*
Seidstrasse 27
8000 Muenchen 2
Tel: (089) 55 81 41
TELEX: 523 177

Intel Semiconductor GmbH
Abraham Lincoln Strasse 30
6200 Wiesbaden 1
Tel: (06121) 74855
TELEX: 04168183

Intel Semiconductor GmbH
Weinertstrasse 67
P.O. Box 1460
7012 Fellbach
Tel: (0711) 580092
TELEX: 7254826

Intel Semiconductor GmbH
Hindenburg Strasse 28/29
3000 Hannover
Tel: (0511) 852051
TELEX: 923625

SINGAPORE
General Engineers Associates
81K 3, 1003-1008
P.S.A. Multi-Story Complex
Tatak Blangah/Pasir Panjang
Singapore
Tel: 271-3163
CABLE: GENEERCORP

SOUTH AFRICA
ITT SESA
Electronic Building Elements
P.O. Box 4609
Pretoria
Tel: 78 82 21
TELEX: 30181

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E

SPAIN
Interface*
Ronda San Pedro 22
Barcelona 10
Tel: 301 78 51
TELEX: 51508 IFCE E